ECONOLITE ASC/3-2070 OVERLAP PROGRAMMING DETAIL

(program controller as shown)

- 1. From Main Menu select | 2. CONTROLLER
- 2. From CONTROLLER Submenu select | 2. VEHICLE OVERLAPS
- 3. Press "Toggle" until positioned on Overlap F

OVERLAP F

Select TMG VEH OVLP [F] and 'NORMAL'

TMG VEH OVLP[F] T	YPE:	• • •	• •]	NOF	RMA	4L	
PHASES 1 2 3 4 5 6								
INCLUDED X	• •		•	•	•	•	•	•
LAG GRN 0.0 YEL 0.0	RED (0.0						
	<u> </u>							
			•	Τος	gg I	e	Or	nce

OVERLAP G

Select TMG VEH OVER [G] and 'NORMAL'

	[0] 0.10 .	10:
TMG VEH OVLP[G]	YPE:	NORMAL
PHASES 1 2 3 4 5 6	7 8 9 0	1 2 3 4 5 6
INCLUDED X		
LAG GRN 0.0 YEL 0.0	RED 0.0	
	$\sqrt{}$	Toggle Once

OVERLAP H

Select TMG VEH OVLP [H] and 'NORMAL'

```
TMG VEH OVLP...[H] TYPE: ......NORMAL
 PHASES 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6
LAG GRN 0.0 YEL 0.0 RED 0.0
                 Press Toggle until
                 positioned over Overlap A
```

OVERLAP A

Select TMG VEH OVLP [A] and 'PPLT FYA'

```
TMG VEH OVLP...[A] TYPE: .... PPLT FYA
PROTECTED RIGHT TURN.... PHASE
OPPOSING THROUGH..... PHASE 2
FLASHING ARROW OUTPUT....CH9 ISOLATE
DELAY START OF: FYA..O.O CLEARANCE..O.O
ACTION PLAN SF BIT DISABLE..... 0
                           Toggle Once
```

OVERLAP B


Select TMG VEH OVLP [B] and 'PPLT FYA'

```
TMG VEH OVLP...[B] TYPE: .... PPLT FYA
PROTECTED RIGHT TURN.... OVERLAP G
OPPOSING THROUGH..... PHASE 3
FLASHING ARROW OUTPUT.....CH10 ISOLATE
DELAY START OF: FYA..O.O CLEARANCE..O.O
ACTION PLAN SF BIT DISABLE..... 0
```

Toggle Once

OVERLAP C

Select TMG VEH OVLP [C] and 'OTHER/ECONOLITE'



OVERLAP D

Select TMG VEH OVLP [D] and 'PPLT FYA'

TMG VEH OVLP[D] TYPE:PPLT	FYA
PROTECTED RIGHT TURN OVERLAP	
OPPOSING THROUGH PHASE	2
FLASHING ARROW OUTPUTCH12 ISO	LATE
DELAY START OF: FYAO.O CLEARANCE	
ACTION PLAN SF BIT DISABLE	0

END PROGRAMMING

ASC/3 FLASH SENSE INPUT CONTROL FOR RED-RED FLASH

*The NCDOT default database is programmed to addresss Yellow-Red flash. Logic Statement 100 must be modified as shown when running Red-Red flash.

- 1. From Main Menu select | 1. CONFIGURATION
- 2. From CONFIGURATION Submenu select 8. LOGIC PROCESSOR
- 3. From LOGIC PROCESSOR Submenu select | 2. LOGIC STATEMENTS

Change the "LP" to 100 and move the cursor down. Delete the two "CTR-SET" statements by moving the cursor over them and hitting the "C" key. then hit "ENTER", select "LP SET CIB ON", hit "ENT", and then set the number to 427.

```
THIS STATEMENT IS USED
LP#:100 COPY FROM:100 ACTIVE: M FALSE
                                                   TO CONTROL THE FLASH
IF LP CIB CODE ON
                                     331 F
                                                   SENSE INPUT WHEN RUNNING
                                                   RED-RED FLASH OPERATION.
THEN LP DELAY FOR
                           1.0 SECONDS
    LP SET CIB ON
                           427
ELSE
```

Hit "ESC", then 1 for "LOGIC STATEMENT CONTROL", next verify that LP#100 is ENABLED.

END PROGRAMMING

FLASHER CIRCUIT MODIFICATION DETAIL

IN ORDER TO INSURE THAT SIGNALS FLASH CONCURRENTLY ON THE SAME APPROACH, MAKE THE FOLLOWING FLASHER CIRCUIT CHANGES:

- 1. ON REAR OF PDA REMOVE WIRE FROM TERM. T2-4 AND TERMINATE ON T2-2.
- 2. ON REAR OF PDA REMOVE WIRE FROM TERM. T2-5 AND TERMINATE ON T2-3.
- 3. REMOVE FLASHER UNIT 2.

THE CHANGES LISTED ABOVE TIES ALL PHASES AND OVERLAPS TO FLASHER UNIT 1.




ECONOLITE ASC/3-2070 LOAD SWITCH AND

PED 3 PROGRAMMING ASSIGNMENT DETAIL


(program controller as shown)

- 1. From Main Menu select | 6. DETECTORS
- 2. From DETECTOR Submenu select | 3. PED DETECTOR INPUT ASSIGNMENT



To assign load switch S4 as OLG, program LD SWITCH 3


- as OVLP '7' TYPE '0' as shown below.
- To assign load switch S10 as OLH, program LD SWITCH 7
- as OVLP '8' TYPE '0' as shown below.
- To reassign load switch S12 as PED 3, program LD SWITCH 16
- as '3' TYPE 'P' as shown below.
- 1. From Main Menu select | 1. CONFIGURATION
- 2. From CONFIGURATION Submenu select | 3. LOAD SW ASSIGN



THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 02-0500T2 DESIGNED: July 2025 SEALED: 07/15/2025 REVISED: N/A

Temporary Signal 2 - TMP Phase III

Electrical Detail - Sheet 2 of 2 DOCUMENT NOT CONSIDERED FINAL **UNLESS ALL SIGNATURES COMPLETED** ELECTRICAL AND PROGRAMMIN SR 1467 (Stantonsburg Road) Prepared for the Offices of: SR 1203 (Allen Road)



Greenvill REVIEWED BY: S.G. Haynie



SIG. INVENTORY NO. 02-0500T2