
	(program controller as sho
Select TMG VEH OVLP [A] and 'PPLT F TMG VEH OVLP[A] TYPE:PPL PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH9 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg OVERLAP B Select TMG VEH OVLP [B] and 'PPLT F TMG VEH OVLP[B] TYPE:PPL PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH10 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg OVERLAP C Select TMG VEH OVLP [C] and 'PPLT F TMG VEH OVLP[C] TYPE:PPL PROTECTED LEFT TURN PHASE FLASHING ARROW OUTPUTCH10 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg FLASHING ARROW OUTPUTCH11 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE FLASHING ARROW OUTPUTCH11 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE	• From Main Menu select 2. CONTROLL • From CONTROLLER Submenu select 2.
DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg OVERLAP B Select TMG VEH OVLP [B] and 'PPLT F TMG VEH OVLP[B] TYPE:PPL PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH10 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg OVERLAP C Select TMG VEH OVLP [C] and 'PPLT F TMG VEH OVLP[C] TYPE:PPL PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH11 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE FLASHING ARROW OUTPUTCH11 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg	Select TMG VEH OVLP [A] and 'PPLT F TMG VEH OVLP[A] TYPE:PPL PROTECTED LEFT TURN PHASE
Select TMG VEH OVLP [B] and 'PPLT F TMG VEH OVLP[B] TYPE:PPL PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH10 ISO DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg OVERLAP C Select TMG VEH OVLP [C] and 'PPLT F TMG VEH OVLP[C] TYPE:PPL PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH11 ISO DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE	FLASHING ARROW OUTPUTCH9 IS Delay start of: fyao.o clearanc Action plan sf bit disable
OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH10 ISO DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg OVERLAP C Select TMG VEH OVLP [C] and 'PPLT F TMG VEH OVLP[C] TYPE: <u>PPL</u> PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH11 ISO DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE	Select TMG VEH OVLP [B] and 'PPLT F TMG VEH OVLP[B] TYPE:PPL
<pre></pre>	OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH10 IS DELAY START OF: FYAO.O CLEARANC
PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE FLASHING ARROW OUTPUTCH11 ISC DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg	V OVERLAP C
DELAY START OF: FYAO.O CLEARANCE ACTION PLAN SF BIT DISABLE Togg	PROTECTED LEFT TURN PHASE
	DELAY START OF: FYAO.O CLEARANC ACTION PLAN SF BIT DISABLE
OPPOSING THROUGH PHASE	FLASHING ARROW OUTPUTCH12 IS Delay start of: fyao.o clearanc action plan sf bit disable

15:



PROJECT REFERENCE NO.	SHEET NO.
U - 4758	Sig. 7.2