

ECONOLITE ASC/3-2070 OVERLAP PROGRAMMING DETAIL

(program controller as shown)

- From Main Menu select **2. CONTROLLER**
- From CONTROLLER Submenu select **2. VEHICLE OVERLAPS**
- Toggle once to position on Overlap B

OVERLAP B
Select TMG VEH OVLP [B] and 'PPLT FYA'

```

TMG VEH OVLP...[B] TYPE: ....PPLT FYA
PROTECTED LEFT TURN.... PHASE 3
OPPOSING THROUGH..... PHASE 4

FLASHING ARROW OUTPUT.....CH10 ISOLATE
DELAY START OF: FYA..0.0 CLEARANCE..0.0
ACTION PLAN SF BIT DISABLE..... 3
    
```

NOTICE ACTION PLAN SF BIT "3" ←

Toggle Twice

OVERLAP D
Select TMG VEH OVLP [D] and 'PPLT FYA'

```

TMG VEH OVLP...[D] TYPE: ....PPLT FYA
PROTECTED LEFT TURN.... PHASE 7
OPPOSING THROUGH..... PHASE 8

FLASHING ARROW OUTPUT.....CH12 ISOLATE
DELAY START OF: FYA..0.0 CLEARANCE..0.0
ACTION PLAN SF BIT DISABLE..... 7
    
```

NOTICE ACTION PLAN SF BIT "7" ←

END PROGRAMMING

FLASHER CIRCUIT MODIFICATION DETAIL

IN ORDER TO ENSURE THAT SIGNALS FLASH CONCURRENTLY ON THE SAME APPROACH, MAKE THE FOLLOWING FLASHER CIRCUIT CHANGES:

- ON REAR OF PDA - REMOVE WIRE FROM TERM. T2-4 AND TERMINATE ON T2-2.
- ON REAR OF PDA - REMOVE WIRE FROM TERM. T2-5 AND TERMINATE ON T2-3.
- REMOVE FLASHER UNIT 2.

THE CHANGES LISTED ABOVE TIES ALL PHASES AND OVERLAPS TO FLASHER UNIT 1.

ECONOLITE ASC/3-2070 VEHICLE DETECTOR SETUP PROGRAMMING DETAIL FOR ALTERNATE PHASING

LOOPS 3A & 7A

(program controller as shown)

IMPORTANT!

Program detectors per the input file connection and programming chart shown on sheet 1 before proceeding.

- From Main Menu select **8. UTILITIES**
- From UTILITIES Submenu select **1. COPY/CLEAR**
- Copy from DETECTOR PLAN "1" to DETECTOR PLAN "2".

```

COPY / CLEAR UTILITY
FROM TO
PHASE TIMING.... > PHASE TIMING....
TIMING PLAN.... > TIMING PLAN....
PH DET OPT PLAN. > PH DET OPT PLAN.
DETECTOR PLAN... 1 > DETECTOR PLAN... 2
TOGGLE TO SELECT A "FROM" AND A "TO"
THEN PRESS ENTER
    
```

- From Main Menu select **6. DETECTORS**
- From DETECTOR Submenu select **2. VEHICLE DETECTOR SETUP**
- Place cursor in VEH DET PLAN [] position and enter "2".

- Place cursor in VEH DETECTOR [] position and enter "3".
- Set delay time to "0".

```

VEH DETECTOR [ 3] VEH DET PLAN [ 2]
TYPE: N-NTCIP
TS2 DETECTOR..... ECPI LOG..... NO
DET PH - 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6
3 3
CALL OPTION... YES DELAY TIME... 0.0
EXT OPTION. PASSAGE EXTENSION TIME. 0.0
USE ADDED INITIAL . CROSS SWITCH PH.. 0
LOCK IN..... NONE NTCIP VOL . OR OCC .
PMT QUEUE DELAY- NO
    
```

NOTICE VEH DET PLAN 2 ←

ENSURE DELAY IS SET TO '0' ←

- Place cursor in VEH DETECTOR [] position and enter "28".
- Set assigned phase to "0".

```

VEH DETECTOR [28] VEH DET PLAN [ 2]
TYPE: N-NTCIP
TS2 DETECTOR..... ECPI LOG..... NO
DET PH - 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6
28 0
CALL OPTION... YES DELAY TIME... 0.0
EXT OPTION. PASSAGE EXTENSION TIME. 0.0
USE ADDED INITIAL . CROSS SWITCH PH.. 0
LOCK IN..... NONE NTCIP VOL . OR OCC .
PMT QUEUE DELAY- NO
    
```

NOTICE VEH DET PLAN 2 ←

ENSURE PHASE IS SET TO "0" →

- Place cursor in VEH DETECTOR [] position and enter "7".
- Set delay time to "3".

```

VEH DETECTOR [ 7] VEH DET PLAN [ 2]
TYPE: N-NTCIP
TS2 DETECTOR..... ECPI LOG..... NO
DET PH - 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6
7 7
CALL OPTION... YES DELAY TIME... 3.0
EXT OPTION. PASSAGE EXTENSION TIME. 0.0
USE ADDED INITIAL . CROSS SWITCH PH.. 0
LOCK IN..... NONE NTCIP VOL . OR OCC .
PMT QUEUE DELAY- NO
    
```

NOTICE VEH DET PLAN 2 ←

ENSURE DELAY IS SET TO '3' ←

- Place cursor in VEH DETECTOR [] position and enter "24".
- Set assigned phase to "0".

```

VEH DETECTOR [24] VEH DET PLAN [ 2]
TYPE: N-NTCIP
TS2 DETECTOR..... ECPI LOG..... NO
DET PH - 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6
24 0
CALL OPTION... YES DELAY TIME... 3.0
EXT OPTION. PASSAGE EXTENSION TIME. 0.0
USE ADDED INITIAL . CROSS SWITCH PH.. 0
LOCK IN..... NONE NTCIP VOL . OR OCC .
PMT QUEUE DELAY- NO
    
```

NOTICE VEH DET PLAN 2 ←

ENSURE PHASE IS SET TO "0" →

END PROGRAMMING


THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 07-1438T2
DESIGNED: August 2024
SEALED: August 22, 2024
REVISED:

Signal Upgrade - Temporary Design 2 (TMP Phase III) - Electrical Detail - Sheet 2 of 3

DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED

ELECTRICAL AND PROGRAMMING DETAILS FOR:

Prepared for the Offices of:



750 N. Greenfield Pkwy, Garner, NC 27529

NC 68 (Eastchester Dr.) at SR 1556 (Gallimore Dairy Rd.)


Division 7 Guilford County High Point

PLAN DATE: August 2024 REVIEWED BY: DT Sears

PREPARED BY: WP Erickson-Jones REVIEWED BY:

REVISIONS	INIT.	DATE


SEAL



Porter Jones
Professional Engineer
No. 056142
8/22/2024

SIGNATURE DATE

SIG. INVENTORY NO. 07-1438T2



801 Six Forks Road Suite 700 | Raleigh, North Carolina 27615-2965
NC License No. F-0112

Engineers | Construction Managers | Planners | Scientists
www.rk.com

Responsive People | Creative Solutions