Web Instruction Under term Web Instruction Channel Configuration Channel Configuration Channels Configuration Channel Configuration Channel Configuration Comment Configuration Channel Configuration Comment Configuration Comment Configuration Comment Con		Front Panel Main Menu >0	Controller >Mc	re>Chanr	nels>Chann	els Confia							<u>PED YI</u>	(make ca
• Othermal Configuration		Home >Controller >Advanced IO>Channels>Channels Configuration										that t	der to use FYA he (unused) F	
State dool State dool <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>														
The sector at 1 appropriet Image: Sector at 1 appropri Image: Sector at 1 appropriet		Channel Configuration												
10 r get s : Darker! 2 1 Hage Vectors 2 X 2 3 1 Hage Vectors 3 X X 4 4 1 Hage Vectors 3 X X 4 0 Fill W enders 3 X X 4 0 0 Fill W enders 3 X X 4 0 0 0 Fill W enders 3 X X 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Channel		ntrol Source		Flash Red		MMU Channel					S	
stress what 1 4 1 have what 4 4 1 have what 4 1 have have what 4 1 have have what 4 1 have have have have have have have have	· · · · · · · · · · · · · · · · · · ·		Phase Vehicle										ST	
EXTLANOW OVER I Image: state is the s	-	4	Phase Vehicle	3 4		Х	X	3 4					CM	
Unregistro Solution 8 Parts Valueta 8 X X 8 9 Overato 2 X X 9 10 Overato 2 X X 10 11 Overato 2 X X 10 11 Overato 2 X X 10 12 Overato 4 X 12 0 0 13 Overato 4 X 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			Phase Vehicle	5 6	Х		Х	6					CM	0-13 —
Image Point		7 8	Phase Vehicle	7 8			X	8					NOTE:	: Some cabir this wiring c
Image: Product of the second of the	-	10	· · · · ·	1 2		X	X X	10						down the re of 3 keyed o
14 Phese Ped 4 14 16 Phese Ped 8 16 16 Phese Ped 8 15 17 Overdap 8 x 17 18 Overdap 8 x 18 FYA. SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu >Controller >More >Advanced 10 >Output Points Web Interface Home >Controller >Advanced 10 >Output Points IO Module 1 Output Doint Description Output Control Type Index 33 Advanced 10 >Cutput Control Type Index 33 Statue Green 1 34 Advanced 10 >Cutput Control Type Index 34	-			3 4	X	X								ſ
16 Press Part 8 16 17 Overlap 5 X X 17 18 Overlap 6 X 18 18 EVA SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu >Controller >More >Advanced IO >Output Points Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points U Modelle 1 Output Point Diagonal Control Type Index 33 Control Provide Signal Configuration >Output Points NOTEC OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu >Controller >Advanced IO >Output Points U Modelle 1 Output Point Diagonal Conford Type Index 33 Control Provide Signal Signal Class Press Green Signal Class Not Advance Signal Class Signal Class Signal Class				2 4										
18 Overlap 6 X 18 FYA_SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu >Controller >More >Advanced IO >Output Points Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points Uput Point Uput Point More Scontroller >Advanced IO >Cutput Points IO Module 1 Notice Green SELASSIGNMENT Place Green 1 Advanced IO >Cutput Points	-			6 8										L
EYA_SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu >Controller >More >Advanced IO >Output Points Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points IO Module 1 NOTICE OUTPUT FORMTAS SEXESSION/MENT	-			5 6			X							
NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT A C1-36 Not Active 15 35 C1-37 Not Active 14		PROGE Front Par	RAMMING	DETA	IL FOR S	SIGNAL I	HEAD 1							
NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT		PROGE Front Par Main Mer Web Inte	RAMMING nel nu >Controller erface	DETA	IL FOR S	SIGNAL I	<u>HEAD 1</u>	1						
NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT 33 C1-35 Phase Green 1 34 C1-36 Not Active 15 35 C1-37 Not Active 14		PROGE Front Par Main Mer Web Inte Home >0	RAMMING nel nu >Controller erface Controller >Adv	DETA	IL FOR S	SIGNAL I	<u>HEAD 1</u>	1						
REASSIGNMENT34C1-36Not Active1535C1-37Not Active14		PROGE Front Par Main Mer Web Inte Home >0	RAMMING nel nu >Controller erface Controller >Adv e 1	DETA	IL FOR S Advanced IC > Cabinet C	SIGNAL I	<u>HEAD 1</u>	1						
36 C1-38 Not Active 16		PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33	RAMMING nel nu >Controller erface Controller >Adv e 1 bint Descripto C1-35	DETA	Advanced IC O >Cabinet C	SIGNAL I	<u>HEAD 1</u>	1						
	CONTROL TIPE & INDEX	PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33 34 35	RAMMING nel nu >Controller erface Controller >Adv e 1 int Descripto C1-35 C1-36 C1-37	DETA	Advanced IC Advanced IC >Cabinet C put Control Typ Phase Green Not Active Not Active	D >Output P Configuration	HEAD 1 oints n >Output P	1						
	CONTROL TIFE & INDEX	PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33 34 35	RAMMING nel nu >Controller erface Controller >Adv e 1 int Descripto C1-35 C1-36 C1-37	DETA	Advanced IC Advanced IC >Cabinet C put Control Typ Phase Green Not Active Not Active	D >Output P Configuration	HEAD 1 oints n >Output P	1			Thic		noreodo	s Eloc
This Plan Supersedes Elect Detail Sealed on 11/16/2	CONTROL TIPE & INDEX	PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33 34 35	RAMMING nel nu >Controller erface Controller >Adv e 1 int Descripto C1-35 C1-36 C1-37	DETA	Advanced IC Advanced IC >Cabinet C put Control Typ Phase Green Not Active Not Active	D >Output P Configuration	HEAD 1 oints n >Output P	1						
Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024	CONTROL TIPE & INDEX	PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33 34 35	RAMMING nel nu >Controller erface Controller >Adv e 1 int Descripto C1-35 C1-36 C1-37	DETA	Advanced IC Advanced IC >Cabinet C put Control Typ Phase Green Not Active Not Active	D >Output P Configuration	HEAD 1 oints n >Output P	1			De THIS E THE S DESIG	etail Sea LECTRICAL DETA GNAL DESIGN: 1 NED: February 20	led on IL IS FOR 1-1208T1	
Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1	CONTROL TIPE & INDEX	PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33 34 35	RAMMING nel nu >Controller erface Controller >Adv e 1 int Descripto C1-35 C1-36 C1-37	DETA	Advanced IC Advanced IC >Cabinet C put Control Typ Phase Green Not Active Not Active	D >Output P Configuration	HEAD 1 oints n >Output P	1			De THIS E THE S DESIG SEALE	etail Sea LECTRICAL DETA GNAL DESIGN: 1 NED: February 20 D: 3/4/2024	led on IL IS FOR 1-1208T1	
Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	CONTROL TIPE & INDEX	PROGE Front Par Main Mer Web Inte Home >0 IO Module Output Po 33 34 35	RAMMING nel nu >Controller erface Controller >Adv e 1 int Descripto C1-35 C1-36 C1-37	DETA	Advanced IC Advanced IC >Cabinet C put Control Typ Phase Green Not Active Not Active	D >Output P Configuration	HEAD 1 oints n >Output P	1			De THIS E THE S DESIG SEALE	etail Sea LECTRICAL DETA GNAL DESIGN: 1 NED: February 20 D: 3/4/2024	led on IL IS FOR 1-1208T1	

Yeb Instation Ministration Statistics Configuration The Statistic Configuration Image: Configuration Statistics Configuration Statis Configuration Statistics Configuration Stat	ront Panel Iain Menu	>Controller >	More>Chan	nels>Channe	els Config			PED YELLO (mak	ke cabir
Zhanne: Configuration Failer Mark Source Flash Yeles Flash Red Flash Mark Volume Frash Red Park Source Source Flash Yeles Flash Red Flash Mark Volume Frash Red Park Source Source Flash Yeles Flash Red Flash Mark Volume Frash Red Park Source Source Flash Yeles Flash Red Flash			nced IO>Ch	annels>Cha	nnels Config	juration		that the (unuse	sed) Ped
Current Guide Type Gause Based Flash Yales Current Gause Gause Flash Yales Current Gause Gause Flash Yales Current Flash Yales Curr	bannal Ca	opfiquention							
Carden Type Control T			[1					
Image: State is a state state is a state is	Channel	Control Type	Control Source	Flash Yellow	Flash Red	Flash Alt	MMU Channel		
2 Plast visite 2 x x x 2 4 Plast visite 4 x x 4 1000000000000000000000000000000000000	1	Overlan	1	Y		Y	1	CC	connecto
3 Periodic 1 3 X X 3 4 Periodic 1 X X 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	2		2			Λ	2		
b Peer Variation b X X b c Preservation c X X c c r Outstation r X X c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c c <td>3</td> <td></td> <td>3</td> <td></td> <td></td> <td>Х</td> <td></td> <td></td> <td></td>	3		3			Х			
Bits X X Note: Second data 9 Overlag 1 X X 9 10 Overlag 1 X X 9 10 Overlag 2 X X 10 10 Overlag 2 X X 10 10 Overlag 2 X X 10 11 Preser Nc 2 X X 10 12 Overlag 2 X X 10 13 Preser Nc 2 X X 10 14 Preser Nc 2 X X 12 14 Preser Nc 3 X 12 12 14 Preser Nc 3 X 12 12 11 Deverlag More Advanced ID	4		4					CMU-13	
A Norr Visite Norre <				Х	^	Х			
Image: Second	7		7		Х		7		
11 Overap 2 X X 10 12 Overap 2 X 11 Overap 2 X 11 12 Overap 2 X 11 Overap 2 X 11 13 Overap 2 X 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <			8	, , , , , , , , , , , , , , , , , , ,	Х			NOTE: Some of this wir	cabinet
11 0.84% 3 X 11 12 0.94% 4 13 13 PhasPer 2 14 14 14 PhasPer 2 14 14 15 PhasPer 3 14 14 16 PhasPer 3 14 14 17 0.94% 3 15 15 17 0.94% 3 14 14 18 PhasPer 3 14 14 19 0.94% 3 14 14 10 0.94% 3 15 16 11 0.94% 3 14 14 14 14 15 16 16 PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Meru - Sontroller >Advanced ID >Culput Points Web Interface Home >Controller >Advanced ID >Culput Control Type Infex 10 16 16 16 13 26 16 No.Advan 14 38 0.638 No.Advan		-	1	X	X	X x		down t of 3 ke	the rear
12 0.94%p 4 X 12 13 PlessPoll 2 11 14 PlessPoll 4 14 15 PlessPoll 3 14 16 PlessPoll 3 14 17 Overlap 6 115 18 PlessPoll 3 X X 17 Overlap 6 X X 18 PlessPoll 3 X X 17 Overlap 6 X X 18 Overlap 6 X X 13 PlessPoll X X X 14 Overlap 6 X X X 17 Overlap 6 X X X 18 PlessPoll X X X X 19 PlessPoll X X X X 18 PlessPoll Selocol X				X		^			,
13 Plass Fod 4 14 13 Plass Fod 6 16 13 Plass Fod 6 16 14 Plass Fod 6 16 15 Plass Fod 6 16 17 Overlip 6 X 16 18 Overlip 6 X 18 Plans fod 6 10 20 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10 11 11 11 12 12 12 11 11 11 12 12 12 12 12			4		Х				
10 Preas Ford i 16 12 Preas Ford i i 16 12 Oxetug 5 X 17 18 Oxetug 5 X 17 18 Oxetug 5 X 17 18 Oxetug 5 X 16 19 Oxetug 5 X 16 19 Oxetug 5 X 16 19 Oxetug 5 X 16 10 Oxetug 5 X 16 10 Font Panel Main Menu >Controller >Advanced IO >Output Points Note Home >Controller >Advanced IO >Cutput Points 10 Module 1 Output Point Index 16 10 Output Point Press Gain 16 10 Output Point This Plan Supersedes Elect Detail Sealed on 11/16/2 11/16/2 THIS Beactron 112001 11/16/2 THIS Beactron 112001 11/16/2 THIS Beactron 112001 11/16/2 THIS BEactrical Detail Sealed on 11/16/2			2						
117 Overlap 8 x 16 12 Overlap 6 x 18 18 Overlap 6 x 18 FYA. SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Mein Menu >Controller >More >Advanced IO >Output Points Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points IO Module 1 Output Paint Descripton 0utput Paint Descripton 0utput Paint Descripton 0utput Control Type Index 13 Ot Control Type 14 16 15 17 16 Nex Alite 17 18 18 10 17 18 18 10 17 18 18 10 17 18 18 10 17 18 18 10 17 17 18 11 </td <td></td> <td></td> <td>4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>			4						
17 Overlag 5 X 17 18 Overlag 8 X 19 FYA. SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu >Controller >More >Advanced IO >Output Points Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points IO Module 1 Output Perit Description 33 C:33 44 C:34 43 C:37 44 C:38 45 C:37 MatAdite 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 This Selectrical Detail, 5 FOR This Selectrical Detail, 15 FOR This Selectrical Detail, 15 FOR This Selectrical Detail, 15 FOR This Selectrical Detail, 15 FOR This Selectrical Detail, 25 FOR Th			-						
EYA. SIGNAL OUTPUT REMAPPING ASSIGNMENT PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu »Controller >More >Advanced IO >Output Points Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points IO Module 1 Output Point 0 44 01:35 10 38 01:37 11 12 13 01:37 14 15 15 16 16 11 17 MatAtele 18 18 19 19 10 10:38 10 11/16/2 11 12 11 11/11 12 11/11 13 11/11 14 11/11 15 11/11 16 11/11 17 11/11 17 11/11 18 11/11 19 11/11 10 11/11 11 11/11 11 11/11			5		X	X			
PROGRAMMING DETAIL FOR SIGNAL HEAD 11 Front Panel Main Menu - Controller > Advanced IO > Output Points Web Interface Home > Controller > Advanced IO > Cabinet Configuration > Output Points IO Module 1 Output Point Description 0 utput Point Description 33 C1-38 Not Active 15 36 C1-38 Not Active 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGNE: 11-120871 DESIGNED: February 2024 SEALED: 3442024	18	Overlap	6		Х		18		
Web Interface Home >Controller >Advanced IO >Cabinet Configuration >Output Points IO Module 1 <u>Output Point</u> <u>Descripton</u> <u>Output Control Type</u> <u>Index</u> <u>1</u> <u>33</u> <u>C1-36</u> <u>Phase Green 1</u> <u>34</u> <u>C1-36</u> <u>Not Active 15 <u>35</u> <u>C1-37</u> <u>Not Active 14 <u>36</u> <u>C1-38</u> <u>Not Active 16 </u> </u></u>									
IO Module 1 Uutput Point Descripton Output Control Type Index 33 C1-35 Phase Green 1 34 C1-36 Not Active 15 35 C1-37 Not Active 14 36 C1-38 Not Active 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-120811 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F	GRAMMIN Panel	IG DETA	IL FOR S	SIGNAL F	HEAD 1			
Output Point Descripton Output Control Type Index 33 C1-35 Phase Green 1 34 C1-36 Not Active 15 35 C1-37 Not Active 14 36 C1-38 Not Active 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In	GRAMMIN Panel Ienu >Control	IG DETA ller >More >	IL FOR S	D >Output Po	HEAD 1	1		
33 C1-35 Phase Green 1 34 C1-36 Not Active 15 35 C1-37 Not Active 14 36 C1-38 Not Active 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 This Electrical Detail Is FOR THE SIGNAL DESIGN: 11-120811 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home	SRAMMIN Panel Ienu >Control hterface >Controller >/	IG DETA ller >More >	IL FOR S	D >Output Po	HEAD 1	1		
34 C1-36 Not Active 15 35 C1-37 Not Active 14 36 C1-38 Not Active 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home	SRAMMIN Panel Ienu >Control hterface >Controller >/	IG DETA ller >More >	IL FOR S	D >Output Po	HEAD 1	1		
35 C1-37 Not Active 14 36 C1-38 Not Active 16 This Plan Supersedes Elect Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home IO Mode	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit	IG DETA	Advanced IC O >Cabinet C	SIGNAL H	HEAD 1 pints >Output F	1		
This Plan Supersedes Elect Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home IO Mode Output	SRAMMIN Panel Ienu > Control Iterface > Controller >/ ule 1 Point Descri 3 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C	D >Output Po Configuration	HEAD 1	1		
Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active	D >Output Po Configuration	HEAD 1	1		
Detail Sealed on 11/16/2 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3 5 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active Not Active	SIGNAL H	HEAD 1	1		
THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3 5 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active Not Active	SIGNAL H	HEAD 1	1	This Plan Supersedes El	Lect
REVISED: N/A	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3 5 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active Not Active	SIGNAL H	HEAD 1	1		
	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3 5 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active Not Active	SIGNAL H	HEAD 1	1	Detail Sealed on 11/1 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024	
	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3 5 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active Not Active	SIGNAL H	HEAD 1	1	Detail Sealed on 11/1 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	
	PROC Front F Main M Web In Home IO Mode Output	GRAMMIN Panel Jenu > Control Iterface >Controller >/ ule 1 Point Descrit 3 C1-3 4 C1-3 5 C1-3	IG DETA	Advanced IC Advanced IC D >Cabinet C tput Control Typ Phase Green Not Active Not Active	SIGNAL H	HEAD 1	1	Detail Sealed on 11/1 THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 11-1208T1 DESIGNED: February 2024 SEALED: 3/4/2024	

		PROJECT REFERENCE	NO. SHEET NO.
		U-5809	Sig. 3.2
			<u>l</u>
CT MONITOR WIR			
ng changes as shown belo			
Γ mode the cabinet must be wi			
oad switch outputs are wired to	the conflict		
(field term. 114) to Channel 9	Green (monitor		
w to make the appropriate conn	ections:		
nel of output file.			
g harness from conflict monitor should be tied and bundled toge	-		
rs that correspond to the followi	-		
pins and solder wire to the app ar of the output file as shown be			
2	2PY (term. 114)		
cturers use keyed connectors	to accomplish		
cturers use keyed connectors n. If connectors are used, fol the output file and find the se and connect them as shown	a ≱t below:		
	~		
Y 1-CMU-13 Y 2-CMU-16			
/ 3-CMU-R / 4-CMU-U			
OVERI AP PR	ROGRAMMING		
Panel		<i>.</i> . <u>-</u>	
Menu >Controller >Over	lap >Overlap Paramet	ers/Overlap Timings	
Interface			
e >Controller >Overlap C	configuration >Overlaps	5	
ap Plan 1			
verlap 1	7		
FypeFYA 4 - SectionFYAed Phases22	4 - Section 4		
er Phases 1	-		
er Overlaps - li Green 0	-		
il Green 0 I Yellow 0.0	0		
ail Red 0.0	0.0		
1			
-			
			OT CONSIDERED
ical Detail - Sheet 2 of 2		FINAL UN SIGNATURES	ILESS ALL COMPLETED
ectrical and Programming Details For:	US 601 (S. State S		
	at		

Details For: Prepared in the Offices of:		JS 421 Sout	POFESS/	ROLLIN			
Convision Louis	Division 11 Plan date: N Prepared by:	Yadkir Iovember 2023 Zarrar Zafar	REVIEWED BY:	Y	adkinville	03100	
* OF TRUESO		REVISIONS		INIT.	DATE	DocuSigned by: D. Told Joya	03/06/2024
Germeiu i kwy, Gallier, NG 27329						A90CADFDBD4241D SIG. INVENTORY NO.	DATE 11-1208T1