
This electronic collection of documents is provided for the convenience of the user and is Not a Certified Document –


The documents contained herein were originally issued and sealed by the individuals whose names and license numbers appear on each page, on the dates appearing with their signature on that page.

This file or an individual page shall not be considered a certified document.

STATE OF NORTH CAROLINA U-6223 **Vicinity** Sig. 1.0 DIVISION OF HIGHWAYS JOHNSTON COUNTY LOCATION: NEW LOCATION FROM SR-1560 (RANCH ROAD) TO THE US-70 BUS & NC-42 INTERSECTION TYPE OF WORK: TRAFFIC SIGNAL & COMMUNICATION CABLE −END PROJECT AND CONDUIT ROUTING PLANS -Y2-POT 10+00.00BEGIN CONST -L-POC 40+10.00LINE -Y2-BEGIN CONST -L-POT 63+65.41-L-POT 12+00.00**END** PROJECT U-6223 BEGIN PROJECT U-6223 LINE -L-SR-1560 TO US 70 BYPASS LINE -L-LINE -L-SR 1560 SR-1560 (04 - 1448) (04 - 1449) -L-POC 25+00.00 TO SR-1003 LINE _Y1_ SR_1563 END CONST REVISED SIGNAL -Y4-POT 12+20.00(04 - 1037) PROPOSED SIGNAL END CONST -Y1-POT 16+50.00END CONST Refer to "Roadway Standard Drawings NCDOT" dated January 2018 and "Standard Specifications for Roads and Structures" dated January 2018. Prepared in the Office of: Index of Plans TRANSPORTATION SYSTEMS **DIVISION OF HIGHWAYS** Reference # Location/Description Sheet # TRANSPORTATION MOBILITY & SAFETY DIVISION Sig. 1.0 Sig. 2.0 - 2.2 Sig. 3.0 - 3.1 Sig. 4.0 - 4.2 MANAGEMENT & OPERATIONS Title Sheet SR 1560 (-L-) at SR 1563 (-Y1-) / Future Road By Others SR 1560 (-L-) at SR 3769 (-Y2-) US 70 Business - NC 42 / US 70 Business at NC 42 / SR 1560 (-L-) 04-1449 04-1448 Contacts: 04-1037 Zachary M. Little, PE - Eastern Region Signals Engineer Sig. 5.0 SCP-1 Standard Plate Sheet(s) Construction Notes Ryan W. Hough, PE - Signal Equipment Design Engineer SCP-2 - SCP-5 SCP-6 - SCP-8 Communication Cable and Conduit Routing Plans Matthew T. Carlisle, PE - ITS & Signals Management Engineer 750 N. Greenfield Parkway, Garner, NC 27529

Project No.





PHASING DIAGRAM DETECTION LEGEND


DETECTED MOVEMENT

<−−> PEDESTRIAN MOVEMENT

UNSIGNALIZED MOVEMENT

UNDETECTED MOVEMENT (OVERLAP)

PHASING DIAGRAM



SR 1560 (-L-)

ABLE OF	BLE OF OPERATION						
		PHA	SE		OASIS	SIS 2070	L
IGNAL	0	а	0	F	I	INDUCT	[VE
FACE	1 + 6	ØN+6	4 + 8	.புகுந	LOOP	OP SIZE (FT)	DI:
11	—	F	∢R	- Y			
21	□	F		- Y	1A	4 6X40	
22,23	R	G	R	Υ		0,70	
24	R	F	R		1B	3 6X40	
41,42	R	R	G	R	2A	4 6X6	,
61,62	G	G	R	Y	2B	3 6X40	
				<u> </u>	4A	4 6X40	
63	누	F	R	Y-	6A	4 6X6	1
81,82	R	R	G	R	8A		
83	F∱	R	F	R			

818283

OASIS	2070	LOOP	& DET	EC	TOR	IN	ST	AL	LATIC	ON CH	AR	т		
11	NDUCTI	VE LOC)PS		DETECTOR PROGRAMMING									
LOOP	SIZE (FT)	DISTANCE FROM STOPBAR (FT)	TURNS	NEW LOOP	PHASE	CALLING	EXTENSION	FULL TIME DELAY	STRETCH TIME	DELAY TIME	SYSTEM LOOP	NEW CARD		
1 Λ	6X40	0	2-4-2	Υ	1	Υ	Υ	-	-	15	ı	Υ		
1 A	6840		2-4-2	Ţ	6	Υ	Υ	Υ	-	3	-	Υ		
1B	6X40	0	2-4-2	Υ	1	Υ	Υ	-	-	15	-	Υ		
2A	6X6	300	6	Υ	2	Υ	Υ	-	-	-	-	Υ		
2B	6X40	0	2-4-2	Υ	2	Υ	Υ	Υ	-	3	-	Υ		
4A	6X40	0	2-4-2	Υ	4	Υ	Υ	-	-	3	-	Υ		
6A	6X6	300	6	Υ	6	Υ	Υ	-	-	_	-	Υ		
8.4	6X40	0	2-4-2	Υ	8	Υ	Υ	-	_	3	-	Υ		

3 Phase Fully Actuated US 70 Bus.-NC 42 (Clayton) D04-01_Clayton

NOTES

- Refer to "Roadway Standard Drawings NCDOT" dated January 2018 and "Standard Specifications for Roads and Structures" dated January 2018.
- Do not program signal for late night flashing operation unless otherwise directed by the Engineer.
- 3. Phase 1 may be lagged.
- 4. Set all detector units to presence mode.
- 5. Locate new cabinet so as not to obstruct sight distance of vehicles turning right on red.
- 6. Maximum times shown in timing chart are for free-run operation only. Coordinated signal system timing values supersede these values.



* These values may be field adjusted. Do not adjust Min Green and Extension times for phases 2 and 6 lower than what is shown. Min Green for all other phases should not be lower than 4 seconds.

Wood Pole #3 Sta. 18+81 -L- +/- S4' RT +/-	LEGEND PROPOSED EXISTING
SR 1	Traffic Signal Head Modified Signal Head N/A Sign Pedestrian Signal Head With Push Button & Sign Signal Pole with Guy Signal Pole with Sidewalk Guy Inductive Loop Detector Controller & Cabinet Junction Box 1

New Ir	stallat	ior	1					
	d in the Offices of:			SR 1	560	(- L -)		
ation	MOBILITY ON SO				at	,		
	og w			SR 15	63	(-Y1-) /		
Tran	Transp Wolst Ail			Future R	oad	`By Oʻther	`S	
	Transis Sion		Division	4 Johns	ton C	ounty	(Clay
Sno	Chai Design Section		PLAN DATE:	January 202	22	REVIEWED BY:	ZML	
	eld Pkwy.Garner.NC 2	75 <i>2</i> 9	PREPARED BY:	KGP, Jr.		REVIEWED BY:		
	SCALE			REVISIONS			INIT.	D#
/	0 4	40						1

FINAL UNLESS ALL SIGNATURES COMPLETED

SEAL

Clayton

SEAL

Clayton

SEAL

O30530

DOBY:

INIT.


DATE

Docusigned By:

Coc21EFD94F5341F...

SIG. INVENTORY NO. 04-1449

DOCUMENT NOT CONSIDERED



INPUT FILE POSITION LAYOUT

7 8 9 10 11 12 13 14

FS = FLASH SENSE

(front view)

NOTES

- 1. To prevent "flash-conflict" problems, insert red flash program blocks for all unused vehicle load switches in the output file. The installer shall verify that signal heads flash in accordance with the Signal Plans.
- 2. Program phases 4 and 8 for Dual Entry.
- 3. Enable Simultaneous Gap-Out for all Phases.
- 4. Program phases 2 and 6 for Variable Initial and Gap Reduction.
- 5. Program phases 2 and 6 for Startup In Green.
- 6. Program phases 2 and 6 for Yellow Flash, and overlaps 1, 2 and 5 as Wag Overlaps.
- 7. If this signal will be managed by an ATMS software, enable controller and detector logging for all detectors used at this location.
- 8. The cabinet and controller are part of the US 70 Bus.-NC 42 (Clayton) D04-01_Clayton System.

EQUIPMENT INFORMATION

CABINET MOUNT......BASE


OUTPUT FILE POSITIONS...18 WITH AUX. OUTPUT FILE LOAD SWITCHES USED.....S1,S2,S5,S8,S11,AUX S1,AUX S2,

AUX S3, AUX S4, AUX S5

INPUT FILE CONNECTION & PROGRAMMING CHART

L00P NO.	LOOP TERMINAL	INPUT FILE POS.	PIN NO.	INPUT ASSIGNMENT NO.	DETECTOR NO.	NEMA PHASE	CALL	EXTEND	FULL TIME DELAY	STRETCH TIME	DELAY TIME
1A ¹	TB2-1,2	I1U	56	18	1	1	Y	Y			15
IH	-	J4U	48	10	26	6	Y	Y	Y		3
1B	TB5-11,12	J6L	46	8	18	1	Y	Y			15
2A	TB2-5 , 6	I2U	39	1	2	2	Y	Y			
2B	TB2-7 , 8	I2L	43	5	12	2	Y	Y	Y		3
4A	TB4-9,10	I6U	41	3	4	4	Y	Y			3
6A	TB3-5,6	J2U	40	2	6	6	Y	Y			
8A	TB5-9,10	J6U	42	4	8	8	Υ	Y			3

¹ Add jumper from I1-W to J4-W, on rear of input file.



ST = STOP TIME \otimes Wired Input - Do not populate slot with detector card

LOAD RESISTOR INSTALLATION DETAIL (install resistor as shown below)

3. Ensure that Red Enable is active at all times during normal operation.

NOT

USED

4. Connect serial cable from conflict monitor to comm. port 1 of 2070

controller. Ensure conflict monitor communicates with 2070.


VALUE (ohms) WATTAGE

1.5K - 1.9K 25W (min)

2.0K - 3.0K 10W (min)

USED

EX.: 1A, 2A, ETC. = LOOP NO.'S



THIS ELECTRICAL DETAIL IS FOR
THE SIGNAL DESIGN: 04-1449
DESIGNED: January 2022
SEALED: 3/29/2022
REVISED: N/A

PROJECT REFERENCE NO. SHEET NO. U-6223 Sig. 2.1


				SI	GNA	Lŀ	ΗEΑ	D F	100	K-l	JP	CHA	4RT	•				
LOAD SWITCH NO.	S1	S2	S3	S4	S5	S6	S 7	S8	S 9	S10	S11	S12	AUX S1	AUX S2	AUX S3	AUX S4	AUX S5	AUX S6
CMU CHANNEL NO.	1	2	13	3	4	14	5	6	15	7	8	16	9	10	17	11	12	18
PHASE	1	2	2 PED	3	4	4 PED	5	6	6 PED	7	8	8 PED	OLA	OLB	OLE	OLC	OLD	SPARE
SIGNAL HEAD NO.	11	22,23	NU	NU	41,42	NU	NU	61,62	NU	NU	81,82	NU	11	63 63	★ 83	21	24	NU
RED		128			101			134			107			A124	A111		A101	
YELLOW	*	129			102			135			108							
GREEN		130			103			136			109							
RED ARROW													A121			A114		
YELLOW ARROW													A122	A125	A112	A115	A102	
FLASHING YELLOW ARROW													A123	A126	A113	A116	A103	
GREEN ARROW	127																	


NU = Not Used

- * Denotes install load resistor. See load resistor installation detail this sheet.
- ★ See pictorial of head wiring in detail this sheet.

FYA SIGNAL WIRING DETAIL

(wire signal heads as shown)






OLE


The sequence display for signal head 11 requires special logic

programming. See sheet 2 for programming instructions.

750 N.Greenfield Pkwy, Garner, NC 27529



83



POCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED

SEAL

O31001

INIT. DATE

Docusigned by:

03/30/2022

Docusigned by:

03/30/2022

03/30/2022

DATE


SIG. INVENTORY NO. 04-1449

*041449_sm_ele_2022mmdd.dg zafar

LOGICAL I/O PROCESSOR PROGRAMMING DETAIL TO PRODUCE SPECIAL FYA-PPLT SIGNAL SEQUENCE

(program controller as shown below)

- 1. FROM MAIN MENU PRESS '2' (PHASE CONTROL), THEN '1' (PHASE CONTROL FUNCTIONS). SCROLL TO THE BOTTOM OF THE MENU AND ENABLE ACT LOGIC COMMANDS 1, 2 AND 3.
- 2. FROM MAIN MENU PRESS '6' (OUTPUTS), THEN '3' (LOGICAL I/O PROCESSOR).



LOGIC I/O PROCESSOR PROGRAMMING COMPLETE


OUTPUT REFERENCE SCHEDULE

OUTPUT 50 = Overlap A Red
OUTPUT 51 = Overlap A Yellow
OUTPUT 52 = Overlap A Green

OVERLAP PROGRAMMING DETAIL

(program controller as shown below)

FROM MAIN MENU PRESS '8' (OVERLAPS). THEN '1' (VEHICLE OVERLAP SETTINGS).




FLASHER CIRCUIT MODIFICATION DETAIL

IN ORDER TO INSURE THAT SIGNALS FLASH CONCURRENTLY ON THE SAME APPROACH, MAKE THE FOLLOWING FLASHER CIRCUIT CHANGES:

- 1. ON REAR OF PDA REMOVE WIRE FROM TERM. T2-4 AND TERMINATE ON T2-2.
- 2. ON REAR OF PDA REMOVE WIRE FROM TERM. T2-5 AND TERMINATE ON T2-3.
- 3. REMOVE FLASHER UNIT 2.

THE CHANGES LISTED ABOVE TIES ALL PHASES AND OVERLAPS TO FLASHER UNIT 1.

THIS ELECTRICAL DETAIL IS FOR
THE SIGNAL DESIGN: 04-1449
DESIGNED: January 2022
SEALED: 3/29/2022
REVISED: N/A



PROJECT REFERENCE NO.

U-6223

Sig. 2.2

DOCUMENT NOT CONSIDERED FINAL UNLESS ALL


SIGNATURES COMPLETED

031001

D. told Joya 03/30/2022

SIG. INVENTORY NO. 04-1449


30-MAR-2022 15:43 .*041449_sm_e!e_2022mmdd.dgn zzafar



SIG. INVENTORY NO.

04-1448

iloasu*ilo olgidis*olgidi besigli oecilol*⊏asierii region*biv-04*u-6220*olgidio - ∠ack look iere*u4-144 eedin



NOTES

- 1. To prevent "flash-conflict" problems, insert red flash program blocks for all unused vehicle load switches in the output file. The installer shall verify that signal heads flash in accordance with the Signal Plans.
- 2. Enable Simultaneous Gap-Out for all Phases.
- 3. Program phases 2 and 6 for Variable Initial and Gap Reduction.
- 4. Program phases 2 and 6 for Startup In Green.
- 5. Program phases 2 and 6 for Yellow Flash, and overlap 1 as Wag Overlaps.
- 6. If this signal will be managed by an ATMS software, enable controller and detector logging for all detectors used at this location.
- 7. The cabinet and controller are part of the US 70 Bus.-NC 42 (Clayton) D04-01_Clayton System.

EQUIPMENT INFORMATION

CONTROLL	ER	.2070		
CABINET.	• • • • • • • • • • • • •	.332 W/ AUX		
SOFTWARE	- <u>-</u>	.ECONOLITE OAS	SIS	
CABINET	MOUNT	.BASE		
OUTPUT F	TILE POSITIONS	.18 WITH AUX.	OUTPUT	FILE
LOAD SWI	TCHES USED	.S2,S5,S8,AUX	S1.AUX	S4
PHASES L	JSED	.2,4,6		
OVERLAP	"A"	. 2		
OVERLAP	"B"	.NOT USED		
OVERLAP	"C"	• 6		
OVERLAP	"D"	.NOT USED		

PROJECT REFERENCE NO. Sig. 3.1 U-6223


				SI	GNA	Lŀ	ΗEΑ	D F	100	K-l	JP	CHA	4RT					
LOAD SWITCH NO.	S1	S2	S3	S4	S5	S6	S 7	S8	S 9	S10	S11	S12	AUX S1	AUX S2	AUX S3	AUX S4	AUX S5	AUX S6
CMU CHANNEL NO.	1	2	13	3	4	14	5	6	15	7	8	16	9	10	17	11	12	18
PHASE	1	2	2 PED	3	4	4 PED	5	6	6 PED	7	8	8 PED	OLA	OLB	SPARE	OLC	OLD	SPARE
SIGNAL HEAD NO.	NU	22 , 23 , 24	NU	NU	41,42	NU	NU	61 . 62 . 64	NU	NU	NU	NU	★	NU	NU	21	NU	NU
RED		128			101			134					A121					
YELLOW		129			102			135										
GREEN		130			103			136										
RED ARROW																A114		
YELLOW ARROW													A122			A115		
FLASHING YELLOW ARROW													A123			A116		
GREEN ARROW																		

NU = Not Used

★ See pictorial of head wiring in detail this sheet.

INPUT FILE POSITION LAYOUT

(front view)



4. Connect serial cable from conflict monitor to comm. port 1 of 2070 controller. Ensure conflict monitor communicates with 2070.

OVERLAP PROGRAMMING DETAIL

(program controller as shown below)


FROM MAIN MENU PRESS '8' (OVERLAPS), THEN 1 (VEHICLE UVERLAP SETTINGS).


	_
PAGE 1: VEHICLE OVERLAP 'A' SETTINGS PHASE: 12345678910111213141516 VEH OVL PARENTS: X VEH OVL NOT VEH: VEH OVL NOT PED: VEH OVL GRN EXT: STARTUP COLOR: _ RED _ YELLOW _ GREEN FLASH COLORS: _ RED _ YELLOW X GREEN SELECT VEHICLE OVERLAP OPTIONS: (Y/N) FLASH YELLOW IN CONTROLLER FLASH?Y GREEN EXTENSION (0-255 SEC)0 YELLOW CLEAR (0=PARENT.3-25.5 SEC)0.0 OUTPUT AS PHASE # (0=NONE. 1-16)0	→ NOTICE GREEN FLASH

PRESS '+' TWICE

:	456789101112131415 X _ YELLOW _ GREE _ YELLOW X GREE AP OPTIONS: (Y/N ROLLER FLASH?Y 55 SEC)0 NT.3-25.5 SEC)0	NOTICE GREEN FLASH


OVERLAP PROGRAMMING COMPLETE





FYA SIGNAL WIRING DETAIL


THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 04-1448 DESIGNED: January 2022 SEALED: 3/25/2022 REVISED: N/A




SIG. INVENTORY NO. 04-1448

INPUT FILE CONNECTION & PROGRAMMING CHART

L00P NO.	LOOP TERMINAL	INPUT FILE POS.	PIN NO.	INPUT ASSIGNMENT NO.	DETECTOR NO.	NEMA PHASE	CALL	EXTEND	FULL TIME DELAY	STRETCH TIME	DELAY TIME
2A	TB2-5 , 6	I2U	39	1	2	2	Y	Υ			
2B	TB2-7 , 8	I2L	43	5	12	2	Y	Υ	Y		3
4A	TB4-9,10	I6U	41	3	4	4	Y	Υ			3
4B	TB4-11,12	I6L	45	7	14	4	Y	Υ			15
6A	TB3-5 , 6	J2U	40	2	6	6	Y	Υ			





NOTES

- 1. To prevent "flash-conflict" problems, insert red flash program blocks for all unused vehicle load switches in the output file. The installer shall verify that signal heads flash in accordance with the Signal Plans.
- 2. Enable Simultaneous Gap-Out for all Phases.
- 3. Program phases 2 and 6 for Variable Initial and Gap Reduction.
- 4. Program phases 2 and 6 for Startup In Green.
- 5. Program phases 2 and 6 for Yellow Flash.
- 6. If this signal will be managed by an ATMS software, enable controller and detector logging for all detectors used at this location.
- 8. The cabinet and controller are part of the US 70 Bus. -NC 42 (Clayton) D04-01 Clayton System.

EQUIPMENT INFORMATION

SOFTWARE......ECONOLITE DASIS 3.03.61E OR LATEST APPROVED VERSION

CABINET MOUNT.....BASE OUTPUT FILE POSITIONS...12

LOAD SWITCHES USED......\$1,\$2,\$4,\$5,\$7,\$8

PROJECT REFERENCE NO. U-6223 Sig 4

	НО	OK-	UP	CHART													
LOAD SWITCH NO.	S	51	S2	S3		S4			S5			S7	S8	S9	S10	S11	S12
CMU CHANNEL NO.	1	1	2	13		3			4			5	6	15	7	8	16
PHASE	1	1	2	2 PED		3			4		4 PED	5	6	6 PED	7	8	8 PED
SIGNAL HEAD NO.	11	33	21,22	NU	22	31	32 , 33 34	41	42	43	NU	51,52	61,62	NU	NU	NU	NU
RED			128			116	116		101	101			134				
YELLOW			129			117	117		102	102			135				
GREEN			130			118	118		103	103			136				
RED ARROW	128							101				131					
YELLOW ARROW	126	126			117			102				132					
GREEN ARROW	127	127			118	118		103	103			133					
			•								•						

NU = Not Used

INPUT FILE POSITION LAYOUT

(front view)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
FILE U	Ø 1 1A	Ø 1 1B	ø 2 2A	S L O T	øз 3А	ø з 3В	Ø 4 4A	S L O T	SYS. DET. S1	S L OT	S L O T	S L O T	S L O T	FS DC ISOLATOR
"I" L	NOT USED		ø 2 2B	E M P T Y	NOT USED	ø 4 3C	ø 4 4B	E M P T Y	SYS. DET. S2	E M P T Y	E M P T Y	E M P T Y	E M P T Y	ST DC ISOLATOR
FILE U	ø 5 5A	ø 5 5B	ø 6 6А	S L O T	S LOT	S LOT	S L O T	S L O T	SYS. DET. S3	S L O T	S L O T	S L O T	S L O T	PRE1 AC ISOLATOR
"J" L	NOT USED		ø 6 6B	E M P T Y	E MP T Y	EMPTY	E M P T Y	E M P T Y		EMPTY	E M P T Y	E M P T Y	E MPTY	

3. Ensure that Red Enable is active at all times during normal operation.

4. Connect serial cable from conflict monitor to comm. port 1 of 2070 controller. Ensure conflict monitor communicates with 2070.

EX.: 1A, 2A, ETC. = LOOP NO.'S

FS = FLASH SENSE ST = STOP TIME PRE1 = RR PREEMPT

INPUT FILE CONNECTION & PROGRAMMING CHART

LOOP NO.	LOOP TERMINAL	INPUT FILE POS.	PIN NO.	INPUT ASSIGNMENT NO.	DETECTOR NO.	NEMA PHASE	CALL	EXTEND	FULL TIME DELAY	STRETCH TIME	DELAY TIME
1A	TB2-1,2	I1U	56	18	1	1	Υ	Υ			
1B	TB2-5,6	I2U	39	1	2	1	Y	Υ			15
2A	TB2-9,10	I3U	63	25	32	2	Y	Υ			
2B	TB2-11,12	I3L	76	38	42	2	Y	Υ			
3A	TB4-5,6	I5U	58	20	3	3	Y	Υ			
3B	TB4-9,10	I6U	41	3	4	3	Y	Υ			
3C	TB4-11,12	I6L	45	7	14	3	Y	Υ			
4A	TB6-1,2	I7U	65	27	34	4	Y	Υ			
4B	TB6-3,4	I7L	78	40	44	4	Y	Υ			
5A	TB3-1,2	J1U	55	17	5	5	Y	Υ			
5B	TB3-5,6	J2U	40	2	6	5	Y	Υ			
6A	TB3-9,10	J3U	64	26	36	6	Y	Υ			
6B	TB3-11,12	J3L	77	39	46	6	Y	Υ			
* S1	TB6-9,10	I9U	60	22	11	SYS					
* S2	TB6-11,12	I9L	62	24	13	SYS					
* S3	TB7-9,10	J9U	59	21	15	SYS					

* System detector only. Remove the vehicle phase assigned to this detector in the default programming.

> INPUT FILE POSITION LEGEND: J2L SLOT 2-LOWER-

> > THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 04-1037 DESIGNED: January 2022 SEALED: 03/29/2022 REVISED: N/A

OVERLAP PROGRAMMING DETAIL

(program controller as shown below)

FROM MAIN MENU PRESS '8' (OVERLAPS), THEN '1' (VEHICLE OVERLAP SETTINGS).

PRESS '-'

PAGE 1: VEHICLE OVERLAP 'P' SETTINGS 12345678910111213141516 VEH OVL PARENTS: XXXXXX VEH OVL NOT VEH: | VEH OVL NOT PED: VEH OVL GRN EXT: | STARTUP COLOR: _ RED _ YELLOW _ GREEN FLASH COLORS: _ RED _ YELLOW _ GREEN SELECT VEHICLE OVERLAP OPTIONS: (Y/N) FLASH YELLOW IN CONTROLLER FLASH?...N GREEN EXTENSION (0-255 SEC).....0 YELLOW CLEAR (O=PARENT.3-25.5 SEC)..0.0 RED CLEAR (0=PARENT,0.1-25.5 SEC)...0.0 OUTPUT AS PHASE # (0=NONE, 1-16)....0

OVERLAP PROGRAMMING COMPLETE

Electrical Detail - Sheet 1 of 2

ELECTRICAL AND PROGRAMMING Prepared in the Offices of:

US 70 Business - NC 42 / US 70 Business NC 42 / SR 1560 (-L)

March 2022 REVIEWED BY:

PLAN DATE: PREPARED BY: S. Armstrong | REVIEWED BY: REVISIONS INIT. DATE

DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED 036833 Ryan W. Hough 04/05/2022

SIG. INVENTORY NO. 04-1037

RAILROAD PREEMPTION PROGRAMMING DETAIL


(program controller as shown below)

From Main Menu press 'A' (Preemption), then '1' (Standard Preemptions).

PREEMPTION #1 SETTINGS (NEXT:1-10) INTERVAL/TIMING CLEAR/DWELL PHASES GRN YEL RED 12345678910111213141516 1 25 4.5 2.2 X 2 255 0.0 0.0 XX
EXII CALLS I
OPTIONS
PRIORITY (Y/N TO SELECT)HIGH
DELAY TIMER (0-255 SEC)
MIN GREEN BEFORE PRE (O= DEFAULT)1
PED CLEAR BEFORE PRE (O= DEFAULT)O
YELLOW CLEAR BEFORE PRE (O= DEFAULT).4.5
RED CLEAR BEFORE PRE (O= DEFAULT)3.6
DWELL MIN TIMER (0-255 SEC)
DWELL MAX TIMER (O=OFF,1-255MIN)O
DWELL HOLD-OVER TIMER (0-255)
LATCH CALL?
LINK TO NEXT PREEMPT?
ENABLE BACKUP PROTECTION?
HOLD CLEAR 1 PHASES DURING DELAY?N
FAST GREEN FLASH DWELL PHASES?N
INHIBIT OVERLAP GREEN EXTENSION?N
SERVICE DURING SOFTWARE FLASH?N
REST IN RED DURING DWELL INTERVAL?N
FLASH DWELL INTERVAL?
ALLOW PEDS IN DWELL INTERVAL?N
RE-TIME DWELL INTERVAL?
OVERLAPS: ABCDEFGHIJKLMNOP
DWELL INT FLASH YELLOW
OMIT OVERLAPS: X
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

PREEMPT 1 AC ISOLATOR (MODEL 252) OUTPUT PROGRAMMING DETAIL

(set DIP switches as shown below)




NOTE: IF ANOTHER MANUFACTURER TYPE OF AC ISOLATOR IS USED, OUTPUT PROGRAMMING IS LIKELY NOT TO EQUATE TO THAT SHOWN ABOVE.

RAILROAD PREEMPTION WIRING DETAIL

(wire as shown below)


PREEMPTION AND BLANKOUT SIGN CONTROL BOX



NOTES

- 1. Relay K1 is shown in the energized (Preempt <u>not</u> active) normal operation state.
- 2. Relay K1 is a DPDT with 120VAC coil with octal base.
- 3. Relay SSR1 is a SPST (normally open) Solid State Relay with AC input and AC (25 amp) output.
- 4. AC Isolator Card shall activate preemption upon removal of AC+ from the input (as shown above). To accomplish this set invert dip switch on AC Isolator Card.
- 5. IMPORTANT!! A jumper must be added between input file terminals J14-E and J14-K if not already present. Also, terminal TB9-12 (on input panel) shall be connected to AC neutral (jumper may have to be added).

FRONT VIEW



THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 04-1037 DESIGNED: January 2022 SEALED: 03/29/2022 REVISED: N/A

ELECTRICAL AND PROGRAMMING Prepared in the Offices of:

Electrical Detail - Sheet 2 of 2 US 70 Business - NC 42 / US 70 Business

REVISIONS

NC 42 / SR 1560 (-L) PLAN DATE: March 2022 REVIEWED BY: PREPARED BY: S. Armstrong | REVIEWED BY:

INIT. DATE Ryan W. Hough 04/05/2022 SIG. INVENTORY NO. 04-1037


DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED

036833

PROJECT REFERENCE NO.


U-6223


1-18 STATE OF
NORTH CAROLINA
DEPT. OF TRANSPORTATION
DIVISION OF HIGHWAYS
RALEIGH, N.C. MESSENGER CABLE_ CONDUCTOR TO POWER GROUNDING CONNECTION SYSTEM POLE GROUND METER BASE CONNECTION LOCK NUT #8 AWG MIN #8 AWG MIN STRANDED COPPER (BLACK) STRANDED COPPER (WHITE) SERVICE DISCONNECT 120 V SINGLE POLE BREAKER - NEUTRAL BUS MAIN BONDING SCREW #8 AWG MIN _ STRANDED COPPER (WHITE) #6 AWG MIN GREEN INSULATED TRICAL SERVICE GROUNDING GROUNDING AND BONDING #8 AWG MIN STRANDED COPPER (BLACK) STRANDED COPPER WIRE GROUNDING/BONDING BUSHING-#4 AWG SOLID BARE - COPPER WIRE TO GROUNDING ELECTRODE LOCK NUTS -FOR JOINT USE POLES ONLY, #6 AWG MIN SOLID BARE COPPER WITH SPLIT BOLT CONNECTORS OR SYSTEM PARALLEL GROOVE CLAMPS ON EACH END (CONNECTION TO BE MADE ABOVE SPECIAL ROUTING SHOWN BELOW) WIRE STAPLES, 24" SPACING ABOVE 8 FEET AND 12" SPACING BELOW 8 FEET ABOVE GROUND (TYP) PROVIDE WIRING ROUTING AND STAPLING SO THAT STAPLES MAY BE TEMPORARILY REMOVED AND GROUNDING WIRES CAN BE PULLED MIN 1.5" OFF POLE & SPACED MAX 0.75" APART TO ENABLE TESTING OF GROUNDING ELECTRICAL SERVICE
TO CABINET ELECTRODE RESISTANCE BY CLAMP ON TESTER S ELE 5/8" DIA COPPER CLAD STEEL GROUNDING ELECTRODES, WITH IRREVERSIBLE COMPRESSION GROUND CONNECTOR SHEET 1 OF 1 1700D01



DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED

See Plate for Title







PROJECT NO.

SHEET NO


. Namings#flate steets#Zoto_flate steet .





PROJECT REFERENCE NO. U-6223 LITTLE CREEK CHURCH RD. LINE B (04 - 1448) 53B 66 4 24 (22) LITLE CREEK $\sqrt{6}$ 12) (26) $1\sqrt{4\sqrt{24}}$ (28) 40A52A 53A 53B 66 [2 (14) 2] 61 66 **DOCUMENT NOT CONSIDERED FINAL** UNLESS ALL SIGNATURES COMPLETED COMMUNICATION CABLE AND CONDUIT ROUTING PLANS 1. FIVE (5) DAYS PRIOR TO BEGINNING WORK ON THE SIGNAL SYSTEM, CONTACT THE DIVISION TRAFFIC ENGINEER AT (252) 640–6502 TO ARRANGE FOR THE DIVISION TO PROGRAM THE NEW FIELD ETHERNET SWITCHES WITH THE NECESSARY NETWORK CONFIGURATION DATA, INCLUDING BUT NOT LIMITED TO: THE PROJECT IP ADDRESS, DEFAULT GATEWAY, SUBNET MASK AND VLAN ID INFORMATION. NOTIFY THE ENGINEER AFTER ALL WORK IS PERFORMED TO ENSURE THAT ALL FIBER CIRCUITS ARE FUNCTIONING PROPERLY. WORK IS NOT COMPLETE UNTIL THE SIGNAL SYSTEM IS BACK UP AND OPERATIONAL. SEAL 042578 DIVISION 4 JOHNSTON CO. CLAYTON PLAN DATE: FEBRUARY 2022 REVIEWED BY: Gregg Green PREPARED BY: D.J.SONDERFAN INIT. DATE REVISIONS

PROJECT REFERENCE NO. SHEET NO. U-6223 SCP-4



DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED



COMMUNICATION CABLE AND CONDUIT ROUTING PLANS

DIVISION 4 JOHNSTON CO. CLAYTON

PLAN DATE: FEBRUARY 2022 REVIEWED BY: Gray Graw

REVISIONS INIT. DATE

SEAL

CARO

ROF ES SIONA

SEAL

042578

NATURE:


Matthew T. Carlide

ACPUSSEE 27496...

TE. 03/01/2022

1. FIVE (5) DAYS PRIOR TO BEGINNING WORK ON THE SIGNAL SYSTEM, CONTACT THE DIVISION TRAFFIC ENGINEER AT (252) 640–6502 TO ARRANGE FOR THE DIVISION TO PROGRAM THE NEW FIELD ETHERNET SWITCHES WITH THE NECESSARY NETWORK CONFIGURATION DATA, INCLUDING BUT NOT LIMITED TO: THE PROJECT IP ADDRESS, DEFAULT GATEWAY, SUBNET MASK AND VLAN ID INFORMATION. NOTIFY THE ENGINEER AFTER ALL WORK IS PERFORMED TO ENSURE THAT ALL FIBER CIRCUITS ARE FUNCTIONING PROPERLY. WORK IS NOT COMPLETE UNTIL THE SIGNAL SYSTEM IS BACK UP AND OPERATIONAL.

PROJECT REFERENCE NO. SHEET NO. U-6223 SCP-5



DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED



COMMUNICATION CABLE AND CONDUIT ROUTING PLANS

DIVISION 4 JOHNSTON CO. CLAYTON

PLAN DATE: FEBRUARY 2022 REVIEWED BY: Gruy Gruy

SCALE

REVISIONS

DIVISION 4 JOHNSTON CO. CLAYTON

PLAN DATE: FEBRUARY 2022 REVIEWED BY: Gruy Gruy

INIT. DATE

SEAL

OF ES SION

SEAL

042578

VGINEE

NATURE:


Matthew T. Carliele

ACFDF3562973486...

12: 03/01/2022

1.	FIVE (5) DAYS PRIOR TO BEGINNING WORK ON THE SIGNAL SYSTEM, CONTACT THE
	DIVISION TRAFFIC ENGINEER AT (252) 640–6502 TO ARRANGE FOR THE DIVISION TO
	PROGRAM THE NEW FIELD ETHERNET SWITCHES WITH THE NECESSARY NETWORK
	CONFIGURATION DATA, INCLUDING BUT NOT LIMITED TO: THE PROJECT IP ADDRESS,
	DEFAULT GATEWAY, SUBNET MASK AND VLAN ID INFORMATION. NOTIFY THE ENGINEER
	AFTER ALL WORK IS PERFORMED TO ENSURE THAT ALL FIBER CIRCUITS ARE FUNCTIONING
	PROPERLY. WORK IS NOT COMPLETE UNTIL THE SIGNAL SYSTEM IS BACK UP AND OPERATIONAL.


U-6223 SCP-



- 1. FIVE (5) DAYS PRIOR TO BEGINNING WORK ON THE SIGNAL SYSTEM, CONTACT THE DIVISION TRAFFIC ENGINEER AT (252) 640–6502 TO ARRANGE FOR THE DIVISION TO PROGRAM THE NEW FIELD ETHERNET SWITCHES WITH THE NECESSARY NETWORK CONFIGURATION DATA, INCLUDING BUT NOT LIMITED TO: THE PROJECT IP ADDRESS, DEFAULT GATEWAY, SUBNET MASK AND VLAN ID INFORMATION. NOTIFY THE ENGINEER AFTER ALL WORK IS PERFORMED TO ENSURE THAT ALL FIBER CIRCUITS ARE FUNCTIONING PROPERLY. WORK IS NOT COMPLETE UNTIL THE SIGNAL SYSTEM IS BACK UP AND OPERATIONAL.
- 2. CONTRACTOR TO RECORD EXISTING SPLICE ARRANGEMENT FOR COMPARISON TO THE SUPPLIED SPLICE DETAILS. IF DISCREPANCIES EXIST, CONTACT THE ENGINEER TO DETERMINE HOW TO PROCEED WITH RESPLICING. PROVIDE AS-BUILT PLANS TO THE ENGINEER IF FINAL SPLICE ARRANGEMENT DIFFERS FROM THE SUPPLIED SPLICE DETAILS.
- 3. ETHERNET SWITCH TERMINATION CONFIGURATIONS ARE GENERIC. CONTRACTOR IS RESPONSIBLE FOR DETERMINING \ ENSURING PROPER TERMINATIONS.
- 4. INCLUDE ON THE COVER OF EACH SPLICE TRAY THE FOLLOWING: REFERENCE SECTION 1731 "FIBER OPTIC SPLICE ENCLOSURE"
 - 1) SPLICE LOCATION
 - 2) DATE
 - 3) COMPANY NAME
 - 4) NAME OF INDIVIDUAL PERFORMING THE SPLICING

PRIOR TO INSTALLING THE COVER ON THE SPLICE TRAY TAKE A DIGITAL PHOTOGRAPH SHOWING THE SPLICE TRAY AND INFORMATION SHOWN ABOVE (1–4) AND SUBMIT PHOTOGRAPH ALONG WITH OTDR TEST RESULTS.

DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED



SPLICE DETAIL


DIVISION 4 JOHNSTON CO. CLAYTON

PLAN DATE: FEBRUARY 2022


PREPARED BY: D.J. SONDERFAN

REVIEWED BY: Grey Green

OFFICIAL PROPERTY OF THE PROP




PROJECT REFERENCE NO. U-6223




- 1. FIVE (5) DAYS PRIOR TO BEGINNING WORK ON THE SIGNAL SYSTEM, CONTACT THE DIVISION TRAFFIC ENGINEER AT (252) 640–6502 TO ARRANGE FOR THE DIVISION TO PROGRAM THE NEW FIELD ETHERNET SWITCHES WITH THE NECESSARY NETWORK CONFIGURATION DATA, INCLUDING BUT NOT LIMITED TO: THE PROJECT IP ADDRESS, DEFAULT GATEWAY, SUBNET MASK AND VLAN ID INFORMATION. NOTIFY THE ENGINEER AFTER ALL WORK IS PERFORMED TO ENSURE THAT ALL FIBER CIRCUITS ARE FUNCTIONING PROPERLY. WORK IS NOT COMPLETE UNTIL THE SIGNAL SYSTEM IS BACK UP AND OPERATIONAL.
- 2. ETHERNET SWITCH TERMINATION CONFIGURATIONS ARE GENERIC. CONTRACTOR IS RESPONSIBLE FOR DETERMINING \ ENSURING PROPER TERMINATIONS.
- 3. INCLUDE ON THE COVER OF EACH SPLICE TRAY THE FOLLOWING: REFERENCE SECTION 1731 "FIBER OPTIC SPLICE ENCLOSURE"
 - 1) SPLICE LOCATION
 - 2) DATE
 - 3) COMPANY NAME
 - 4) NAME OF INDIVIDUAL PERFORMING THE SPLICING

PRIOR TO INSTALLING THE COVER ON THE SPLICE TRAY TAKE A DIGITAL PHOTOGRAPH SHOWING THE SPLICE TRAY AND INFORMATION SHOWN ABOVE (1-4) AND SUBMIT PHOTOGRAPH ALONG WITH OTDR TEST RESULTS.






U-6223 SCP-



- 1. FIVE (5) DAYS PRIOR TO BEGINNING WORK ON THE SIGNAL SYSTEM, CONTACT THE DIVISION TRAFFIC ENGINEER AT (252) 640–6502 TO ARRANGE FOR THE DIVISION TO PROGRAM THE NEW FIELD ETHERNET SWITCHES WITH THE NECESSARY NETWORK CONFIGURATION DATA, INCLUDING BUT NOT LIMITED TO: THE PROJECT IP ADDRESS, DEFAULT GATEWAY, SUBNET MASK AND VLAN ID INFORMATION. NOTIFY THE ENGINEER AFTER ALL WORK IS PERFORMED TO ENSURE THAT ALL FIBER CIRCUITS ARE FUNCTIONING PROPERLY. WORK IS NOT COMPLETE UNTIL THE SIGNAL SYSTEM IS BACK UP AND OPERATIONAL.
- 2. ETHERNET SWITCH TERMINATION CONFIGURATIONS ARE GENERIC. CONTRACTOR IS RESPONSIBLE FOR DETERMINING \ ENSURING PROPER TERMINATIONS.
- 3. INCLUDE ON THE COVER OF EACH SPLICE TRAY THE FOLLOWING: REFERENCE SECTION 1731 "FIBER OPTIC SPLICE ENCLOSURE"
 - 1) SPLICE LOCATION
 - 2) DATE
 - 3) COMPANY NAME
 - 4) NAME OF INDIVIDUAL PERFORMING THE SPLICING

PRIOR TO INSTALLING THE COVER ON THE SPLICE TRAY TAKE A DIGITAL PHOTOGRAPH SHOWING THE SPLICE TRAY AND INFORMATION SHOWN ABOVE (1–4) AND SUBMIT PHOTOGRAPH ALONG WITH OTDR TEST RESULTS.

DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED



SPLICE DETAIL

DIVISION 4 JOHNSTON CO. CLAYTON

PLAN DATE: FEBRUARY 2022 REVIEWED BY: Gray Graw

PREPARED BY: D.J. SONDERFAN

REVISIONS INIT. DATE

