
## LOGICAL I/O PROCESSOR PROGRAMMING DETAIL TO PRODUCE SPECIAL FYA-PPLT SIGNAL SEQUENCE


(program controller as shown below)

1. FROM MAIN MENU PRESS '2' (PHASE CONTROL), THEN '1' (PHASE CONTROL FUNCTIONS). SCROLL TO THE BOTTOM OF THE MENU AND ENABLE ACT LOGIC COMMANDS 1, 2, 3, 4, 5, 6, 7, 8, AND 9.

2. FROM MAIN MENU PRESS '6' (OUTPUTS), THEN '3' (LOGICAL I/O PROCESSOR).



PRESS '+'




## OUTPUT REFERENCE SCHEDULE USE TO INTERPRET LOGIC PROCESSOR OUTPUT 42 = Overlap C Red OUTPUT 43 = Overlap C Yellow OUTPUT 44 = Overlap C Green OUTPUT 47 = Overlap B Red OUTPUT 48 = Overlap B Yellow OUTPUT 49 = Overlap B Green OUTPUT 50 = Overlap A Red OUTPUT 51 = Overlap A Yellow OUTPUT 52 = Overlap A Green

## OVERLAP PROGRAMMING DETAIL FOR DEFAULT PHASING


(program controller as shown below)

PROJECT REFERENCE NO.
U-2579AB Sig. 5.2




## OVERLAP PROGRAMMING DETAIL FOR ALTERNATE PHASING

(program controller as shown below)



THIS ELECTRICAL DETAIL IS FOR
THE SIGNAL DESIGN: 09-0660
DESIGNED: May 2021
SEALED: 7/9/2021
REVISED: N/A



SEAL

SEAL

SEAL

O36833

SEAL

O30833

SEAL

O30833

SEAL

O30833

Date

SIG. INVENTORY NO. 09-0660

.\*090660\_sm\_ele\_xxx.d sarmstrong