ECONOLITE ASC/3-2070 OVERLAP PROGRAMMING DETAIL

(program controller as shown)

1. From Main Menu select 2. CONTROLLER

2. From CONTROLLER Submenu select 2. VEHICLE OVERLAPS

OVERLAP A

Select TMG VEH OVLP [A] and 'PPLT FYA'

TMG VEH OVLP[A]	TYPE: .	···PPLT	FYA
PROTECTED LEFT TUROPPOSING THROUGH		- · · · · - -	1 2
FLASHING ARROW OUT	PUT(CH9 ISOL	ATE
DELAY START OF: FY ACTION PLAN SF BIT			
		Toggle	e Once

OVERLAP B

Select TMG VEH OVLP [B] and 'PPLT FYA'

Select two Art OART [D] and Lir	IIIA
TMG VEH OVLP[B] TYPE:[PLT FYA
PROTECTED LEFT TURN PHASE OPPOSING THROUGH PHASE	
FLASHING ARROW OUTPUTCH10	ISOLATE
DELAY START OF: FYAO.O CLEAR, ACTION PLAN SF BIT DISABLE	
T	oggle Once
OVERLAP C	

Select TMG VEH OVLP [C] and 'PPLT FYA'

TMG VEH OVLP	.[C] TYPE:	····PPLT	FYA
PROTECTED LEFT OPPOSING THROUG		· · · · · · - -	5 6
FLASHING ARROW	OUTPUT	.CH11 ISO	LATE
DELAY START OF ACTION PLAN SF			

END PROGRAMMING

FLASHER CIRCUIT MODIFICATION DETAIL

IN ORDER TO INSURE THAT SIGNALS FLASH CONCURRENTLY ON THE SAME APPROACH, MAKE THE FOLLOWING FLASHER CIRCUIT CHANGES:

- 1. ON REAR OF PDA REMOVE WIRE FROM TERM, T2-4 AND TERMINATE ON T2-2.
- 2. ON REAR OF PDA REMOVE WIRE FROM TERM, T2-5 AND TERMINATE ON T2-3.
- 3. REMOVE FLASHER UNIT 2.
- THE CHANGES LISTED ABOVE TIES ALL PHASES AND OVERLAPS TO FLASHER UNIT 1.

JECT REFERENCE NO. SHEET NO. Sig.2.2

ECONOLITE ASC/3-2070 BACKUP PROTECTION ENABLE PROGRAMMING

(program controller as shown)

- 1. From Main Menu select 1. CONFIGURATION
- 2. From CONFIGURATION Submenu select 1. CONTROLLER SEQ
- 3. From CONTROLLER SEQUENCE Submenu select 3. BACKUP PREVENT PHASES

Follow programming as shown below. On the 'ENABLE BACKUP PREVENT' screen move cursor to the appropriate field and press 'YES/NO' on the controller keypad to toggle field value between 'X', 'B', 'C' and 'OFF'.

ENABLE BA TMG/BKUP	1		3		5		7	8	9	\cap	1	2	マ	1	5	6
1 1010 / 1011 1		_	J	٦	J	O	ı	O	J	U	1	_	J	٦	J	O
		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
2	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•
3	•	•			•	•			•			•		•	•	
4		•	X		•	•			•			•		•	•	
5		•														
6	•															
7		•	•	•	•		•	•	•	•	•	•	•	•	•	•
	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•
8	•	•	•	•	•	•	•		•	•	•	•	•	•	•	•
9	•	•	•	•	•	•	•	•		•	•	•	•	•	•	•
10		•	•		•	•	•		•		•	•	•	•	•	
1 1																
12								_		_	_					_
13		•	•	•	•	•	•	•	•	•	•		•	•	•	•
	•	•	•	•	•	•	•	•	•	•	•	•		•	•	•
1 4	•	•	•	•	•	•	•	•	•	•	•	•	•		•	•
15	•	•	•	•	•	•	•	•	•	•	•	•	•	•		•

END PROGRAMMING

NOTES

1. 'X' inhibits the controller from servicing the 'BACKUP' (column) phase when the 'TIMING' (row) phase is active or next.

THIS ELECTRICAL DETAIL IS FOR
THE SIGNAL DESIGN: Ø7-Ø2Ø4T1
DESIGNED: September 2Ø19
SEALED: Ø9/Ø9/2Ø19
REVISED: N/A



DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED

Electrical Detail-Temporary Design 1 (TMP Phase I)-Sheet 2 of 2

Prepared for the Offices of:

US 70 (Burlington Road) at SR 3045/2819 (Mt. Hope Church Road)

Division 7 Guilford County Greensboro

PLAN DATE: September 2019 REVIEWED BY: M.L. Stygles

PREPARED BY: J. Ma REVIEWED BY:

REVISIONS INIT. DATE

DATE

DATE

DATE

DOCUSIGNEE

DOCUSIGNEE

DOCUSIGNEE

AN X I N

DOCUSIGNEE

DOCUSIGNE

INIT. DATE

JIANZIN MA
9/9/2019

827E1953081444F...

DATE

SIG. INVENTORY NO. 07-0204T1