| | Front Panel Main Menu >C | ontroller > | More>Chan | nels>Chann | els Confia | | | | | PED YELLO |
|--|---|---|---|---|--|---------------------------|--------------------|--|---|--|
| | Wah Interface | | | | | | | | | (ma) In order to us |
| | Home >Contro | ller >Adva | nced IO>Ch | annels>Cha | annels Config | guration | | | | that the (unu monitor as fo pin 13). |
| | Channel Confi | guration | | | | | | | | Follow the |
| | Channel | Control Type | Control Source | Flash Yellow | Flash Red | Flash Alt | MMU Channel | | | STEP 1: STEP 2: |
| NOTE: Phase Vehicle 1 | 1 | Overlap | 1 | x | | x | 1 | | | 01EF 2. |
| Changed to Overlap 1 | 2 | Phase Vehicle | 2 | X | | | 2 | | | STEP 3: |
| | 3 4 | Phase Vehicle Phase Vehicle | 3 | | X | X | 3 | | | |
| | 5 | Phase Vehicle | 5 | | X | | 5 | | | CMU-13 |
| NOTE: Phase Vehicle 7 | 6 | Phase Vehicle Overlap | 6 | X | X | X | 6 | | | |
| Changed to Overlap 7 | 8 | Phase Vehicle | 8 | | X | Х | 8 | | | NOTE: Some this w |
| | 9 | Overlap | 1 | X | Y | X | 9 | | | down of 3 k |
| | 11 | Overlap | 3 | X | | ^ | 11 | | | |
| | 12 | Overlap | 4 | | X | | 12 | | | |
| | 14 | Phase Ped | 4 | | | | 14 | | | |
| | 15 | Phase Ped | 6 | | | | 15 | | | |
| | 16 | Phase Ped | <u></u> 5 | | X | X | 16 | | | |
| | 18 | Overlap | 6 | | X | | 18 | | | |
| | FYA SI PROGE | GNAL (AMMIN | DUTPUT | REMAP | PING AS SIGNAL H | SIGNMI HEAD 1 | ENT 1 | | | |
| | FYA SI PROGE Front Pan Main Men Web Inter Home >C | GNAL (AMMIN el u >Contro face ontroller > | DUTPUT IG DETA Iler >More >, | REMAP | PING AS SIGNAL H O >Output Po | SIGNMI HEAD 1 oints | ENT 1 Points | | | |
| | FYA SI PROGE Front Pan Main Men Web Inter Home >C IO Module | GNAL (AMMIN el u >Contro face ontroller >. | DUTPUT IG DETA Iller >More >. Advanced IC | REMAP IL FOR S Advanced IG | PING AS SIGNAL H | SIGNMI HEAD 1 oints | ENT 1 Points | | | |
| | FYA SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin | GNAL C AMMIN el u >Contro face ontroller >, 1 nt Descr | DUTPUT IG DETA Iler >More >, Advanced IC | REMAP IL FOR S Advanced IG >Cabinet (| PING AS SIGNAL H O >Output Po Configuration | SIGNMI HEAD 1 oints | ENT 1 Points | | | |
| | FYA SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin | GNAL (AMMIN el u >Contro face ontroller >, 1 1 Descr | DUTPUT JG DETA Iler >More > Advanced IC | REMAP IL FOR S Advanced IG >Cabinet (put Control Ty Phase Green | PING AS SIGNAL H O >Output Po Configuration | SIGNMI HEAD 1 oints | ENT 1 | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 | GNAL (AMMIN el u >Contro face ontroller > 1 1 1 1 1 1 0 1 0 1 0 1 | DUTPUT IG DETA Iller > More > Advanced IC ipton 35 36 37 | REMAP IL FOR S Advanced IC > Cabinet (b) > Cabinet (c) > Cabine | PING AS SIGNAL H O >Output Po Configuration | SIGNMI HEAD 1 oints | ENT 1 | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL (AMMIN el u >Contro face ontroller >/ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | DUTPUT JG DETA Iller > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG > Cabinet () > Cabinet () tput Control Ty Phase Green Not Active Not Active Not Active | PING AS SIGNAL H O >Output Po Configuration | SIGNMI HEAD 1 oints | ENT 1 | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL (AMMIN el u >Contro face ontroller >/ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | DUTPUT IG DETA Iller > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG >Cabinet (b) >Cabinet (c) >Ca | PING AS SIGNAL H O >Output Po Configuration | SIGNMI HEAD 1 oints | ENT 1 | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL (AMMIN el u >Contro face ontroller >, 1 1 t Descr C1- C1- C1- C1- C1- C1- | DUTPUT IG DETA Iller > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG >Cabinet (b) >Cabinet (c) >Ca | PING AS SIGNAL H O >Output Po Configuration | SIGNMI HEAD 1 oints | ENT 1 Points | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL C AMMIN el u >Contro face ontroller >. 1 1 1 nt Descr C1- C1- C1- C1- C1- C1- | DUTPUT IG DETA Iller > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG >Cabinet (>Cabinet (>Cabinet (Phase Green Not Active Not Active Not Active | PING AS SIGNAL H O >Output Po Configuration | SIGNME HEAD 1 oints | ENT 1 | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL C AMMIN el u >Contro face ontroller > 1 1 1 nt Descr C1- C1- C1- C1- C1- C1- | DUTPUT IG DETA Iller > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG > Cabinet (b) > Cabinet (c) > Cabine | PING AS SIGNAL H O >Output Po Configuration | SIGNME HEAD 1 oints | ENT 1 | | | |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL C AMMIN el u >Contro face ontroller > 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 | DUTPUT IG DETA Iler > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG >Cabinet G b >Cabinet G b >Cabinet G c advanced IG b >Cabinet G c advanced IG c advance | PING AS SIGNAL H O >Output Po Configuration | SIGNME HEAD 1 oints | ENT 1 | | THIS ELECTRICAL DET | AIL IS FOR |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL (AMMIN el u >Contro face ontroller >/ 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 | DUTPUT IG DETA Iler > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG > Cabinet G b > Cabinet G phase Green Not Active Not Active Not Active | PING AS SIGNAL H O >Output Pe Configuration | SIGNME HEAD 1 oints | ENT 1 | | THIS ELECTRICAL DET THE SIGNAL DESIGN: DESIGNED: February 2 | AIL IS FOR 11-1208T2 024 |
| NOTICE OUTPUT POINT 33 CONTROL TYPE & INDEX REASSIGNMENT | FYA_SI PROGE Front Pan Main Men Web Inter Home >C IO Module Output Poin 33 34 35 36 | GNAL (AMMIN el u >Contro face ontroller > 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 | DUTPUT IG DETA Iler > More > Advanced IC ipton 35 36 37 38 | REMAP IL FOR S Advanced IG >Cabinet G by Cabinet G by Cabinet G put Control Ty Phase Green Not Active Not Active Not Active | PING AS SIGNAL H O >Output Po Configuration | SIGNME HEAD 1 oints | ENT 1 | | THIS ELECTRICAL DET THE SIGNAL DESIGN: DESIGNED: February 2 SEALED: 3/4/2024 | AIL IS FOR 11-1208T2 024 |

| Interface e >Contro nnel Conf annel 1 2 3 4 | oller >Advanc iguration Control Type Co | ced IO>Ch | iannels>Chai | nnels Config | | | In order t that the (|
|--|---|---|--|--|---------------------------------------|--------------------|--------------------------|
| >Contro | oller >Advand iguration Control Type Co | ced IO>Ch | annels>Chai | nnels Config | | | that the (|
| el Cont | Figuration | | | | juration | | monitor a pin 13). |
| nnel 1 2 3 4 | Control Type C | | , | | | | Follow |
| 1 2 3 4 | | ontrol Source | e Flash Yellow | Flash Red | Flash Alt | MMU Chan | STEP STEF |
| $\frac{2}{3}$ | Overlap | 1 | X | | Х | 1 | STEF |
| | Phase Vehicle | 3 | X | X | X | 2 | |
| - 1 | Phase Vehicle | 4 | | X | Λ | 4 | |
| 5 | Phase Vehicle | 5 | | Х | | 5 | CMU-1 |
| 6 | Phase Vehicle | 6 | X | | X | 6 | |
| 7 | Overlap Phase Vehicle | | | X | V | 7 | NOTE: S |
| > | Overlan | <u> </u> | X | Å | <u>Х</u> Х | <u>ک</u> م | |
| 0 | Overlap | 2 | | Х | X | 10 | dc of |
| 11 | Overlap | 3 | X | | - | 11 | |
| 2 | Overlap | 4 | | X | | 12 | |
| 3 | Phase Ped | 2 | | | | 13 | |
| 5 | Phase Ped | <u> </u> | | | | 14 | |
| <u>-</u> 6 | Phase Ped | 8 | | | | 16 | |
| 7 | Overlap | 5 | | Х | Х | 17 | |
| 8 | Overlap | 6 | | X | | 18 | |
| <u>YAS</u> ROGE ront Par ain Mer | IGNAL OI RAMMINC 1el 1u >Controlle | UTPUT 3 DETA | REMAPE | PING AS SIGNAL H | SIGNM HEAD 1 | ENT 1 | |
| YA S ROGE Front Par Aain Mer Veb Inter Iome >C | IGNAL OI AMMINC nel nu >Controlle rface iontroller >Ac | UTPUT 3 DETA r >More >, lvanced IC | REMAPE AlL FOR S Advanced IC | PING AS SIGNAL H D >Output Po Configuration | SIGNM HEAD 1 pints | ENT 1 Points | |
| YAS ROGE ront Par lain Mer /eb Inter ome >C Module | IGNAL OI AMMINC Nel Nu >Controlle rface Fontroller >Ac | UTPUT 3 DETA r >More >, lvanced IC | REMAPE IL FOR S Advanced IC | PING AS: SIGNAL H | SIGNM HEAD 1 oints | ENT 1 Points | |
| YA S ROGE Front Par Jain Mer Veb Inter Jome >C O Module | IGNAL O AMMINC Nel Nu >Controlle rface controller >Ac | UTPUT 3 DETA r >More > 1vanced IC | REMAPE IL FOR S Advanced IC D >Cabinet C | PING ASS SIGNAL H D >Output Po Configuration | SIGNM HEAD 1 oints | ENT 1 Points | |
| AS ROGE Font Par ain Mer Veb Inter Output Poi 000000000000000000000000000000000000 | IGNAL O AMMINC Nel nu >Controlle rface ;ontroller >Ac : 1 nt Descripte | UTPUT 3 DETA r >More > vanced IC | REMAPE IL FOR S Advanced IC D >Cabinet C tput Control Typ Phase Green | PING ASS SIGNAL H D >Output Po Configuration | SIGNM HEAD 1 pints >Output F | ENT 1 | |
| AS COGE ont Par ain Mer eb Inter ome >C Module utput Poi | IGNAL O AMMINC Nel nu >Controlle rface controller >Ac 1 nt Descripto C1-35 C1-36 | UTPUT DETA Pr >More > Jvanced IC | REMAPE IL FOR S Advanced IC O >Cabinet C tput Control Typ Phase Green Not Active | PING ASS SIGNAL H D > Output Po Configuration | SIGNM HEAD 1 oints | ENT 1 Points | |

| | | | | | o |
|--|---|---|--|-----------------------|-----------|
| | | | | PROJECT REFERENCE NO. | SHEET NO. |
| | | | | 0-3003 | 51y. 4.Z |
| | | | | | |
| LICT MC | DNITOR W | IRING DE | ETAIL | | |
| ring change | es as shown l | below) | | | |
| CT mode the / load switch Y (field term. | e cabinet must b outputs are wire 114) to Channe | e wired such ed to the conflic el 9 Green (mor | t nitor | | |
| ow to make t banel of outpu | he appropriate o ut file. | connections: | | | |
| ing harness f n should be ti | rom conflict mor ed and bundled | nitor card edge together). | | | |
| tors that corre ge pins and so | espond to the fo older wire to the | llowing conflict appropriate | | | |
| ear of the out | put file as show | n below: 2PY (term. | 114) | | |
| | | | , | | |
| acturers use ion. If conne of the output | e keyed connect ectors are used t file and find th | tors to accomp l, fold ne set | lish | | |
| s and conne | ect them as sho | own below: | | | |
| у ү ү ү ү | | | | | |
| <u> У</u> | [4-СМО-О | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| 0\ | /FRI AP | PROGRA | MMING | | |
| <u>0</u> \ | ERLAP | PROGRA | MMING | | |
| <u>O</u> ∖ nt Panel | ERLAP | PROGRA | MMING | | |
| <u>O</u> ∖ nt Panel n Menu >0 | ERLAP | PROGRA | MMING erlap Parameters/Overla | p Timings | |
| <u>O</u> ∖ nt Panel n Menu >0 o Interface | /ERLAP | PROGRA | MMING erlap Parameters/Overla | p Timings | |
| <u>OV</u> nt Panel n Menu >0 o Interface ne >Contro | /ERLAP | PROGRA | AMMING erlap Parameters/Overlag | p Timings | |
| <u>OV</u> nt Panel n Menu >C o Interface ne >Contro rlap Plan | /ERLAP Controller >C oller >Overla | PROGRA | AMMING erlap Parameters/Overlag | p Timings | |
| <u>OV</u> nt Panel n Menu >0 o Interface ne >Contro rlap Plan | /ERLAP Controller >C oller >Overla | PROGRA | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |
| <u>OV</u> nt Panel n Menu >0 o Interface ne >Contro rlap Plan | /ERLAP Controller >C oller >Overla | PROGRA Overlap >Overlap >Overlap >Overlap | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |
| <u>OV</u> nt Panel n Menu >0 o Interface ne >Contro rlap Plan Overlap Type | /ERLAP Controller >C Diller >Overla 1 1 FYA 4 - Section | PROGRA Overlap >Over p Configura 7 FYA 4 - Section | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |
| <u>OV</u> nt Panel n Menu >C o Interface ne >Contro rlap Plan Overlap Type ded Phases ifier Phases | VERLAP Controller >C oller >Overla 1 1 FYA 4 - Section 2 1 | PROGRA Overlap >Overlap >Overl | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |
| <u>O</u> t Panel n Menu >C o Interface ne >Contro rlap Plan Overlap Type ded Phases ifier Phases ifier Overlaps | VERLAP Controller >C oller >Overla 1 1 FYA 4 - Section 2 1 - | PROGRA Overlap >Over p Configura 7 FYA 4 - Section 4 - - | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |
| <u>OV</u> at Panel a Menu >C o Interface ae >Contro rlap Plan Overlap <u>Type ded Phases</u> ifier Phases ifier Phases iail Green | VERLAP Controller >C oller >Overla 1 1 FYA 4 - Section 2 1 - 0 | PROGRA Overlap >Over p Configura 7 FYA 4 - Section 4 - - 0 | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |
| <u>OV</u> at Panel a Menu >C b Interface a >Contro rlap Plan Overlap <u>Type</u> <u>ded Phases</u> ifier Phases ier Overlaps ail Green ail Yellow irail Dud | VERLAP Controller >C oller >Overla 1 1 FYA 4 - Section 2 1 - 0 0 0.0 | PROGRA Overlap >Over p Configura 7 FYA 4 - Section 4 - - 0 0 0.0 | AMMING erlap Parameters/Overlap tion >Overlaps | p Timings | |

| rical Detail - Shee | t 2 of 2 | | DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED |
|--|----------------------------------|----------------------|---|
| repared in the Offices of: | US 601 (S. 5 2 US 421 Sout | SEAL SEAL SEAL | |
| X Si | Division 11 Yadkir | n County Yadkinville | |
| | PLAN DATE: November 2023 | REVIEWED BY: | MGINEER CALL |
| | PREPARED BY: Zarrar Zafar | REVIEWED BY: | TODD JUL |
| Onals Management | REVISIONS | INIT. DATE | |
| mailay- | | | V. Todd Joya 03/06/2024 |
| emera i kwy, camer, no 27523 | | | |
| | | | SIG. INVENTORY NO. 11-120812 |