

## ECONOLITE ASC/3-2070 OVERLAP PROGRAMMING DETAIL

(program controller as shown)

1. From Main Menu select 2. CONTROLLER
2. From CONTROLLER Submenu select 2. VEHICLE OVERLAPS

REMOVE OVERLAP A PROGRAMMING

~~OVERLAP A~~

~~Select TMG VEH OVLP [A] and 'PPLT FYA'~~

~~TMG VEH OVLP... [A] TYPE: ....[PPLT FYA]~~

~~PROTECTED LEFT TURN... PHASE 1~~

~~OPPOSING THROUGH..... PHASE 2~~

~~FLASHING ARROW OUTPUT.... CH9 ISOLATE~~

~~DELAY START OF: FYA..0.0 CLEARANCE..0.0~~

~~ACTION PLAN SF BIT DISABLE..... 0~~

~~Toggle Once~~

REMOVE OVERLAP C PROGRAMMING

OVERLAP B

Select TMG VEH OVLP [B] and 'PPLT FYA'

TMG VEH OVLP... [B] TYPE: ....[PPLT FYA]

PROTECTED LEFT TURN... PHASE 3

OPPOSING THROUGH..... PHASE 4

FLASHING ARROW OUTPUT....CH10 ISOLATE

DELAY START OF: FYA..0.0 CLEARANCE..0.0

ACTION PLAN SF BIT DISABLE..... 0

Toggle Once

~~OVERLAP C~~

~~Select TMG VEH OVLP [C] and 'PPLT FYA'~~

~~TMG VEH OVLP... [C] TYPE: ....[PPLT FYA]~~

~~PROTECTED LEFT TURN... PHASE 5~~

~~OPPOSING THROUGH..... PHASE 6~~

~~FLASHING ARROW OUTPUT.... CH11 ISOLATE~~

~~DELAY START OF: FYA..0.0 CLEARANCE..0.0~~

~~ACTION PLAN SF BIT DISABLE..... 0~~

~~Toggle Once~~

OVERLAP D

Select TMG VEH OVLP [D] and 'PPLT FYA'

TMG VEH OVLP... [D] TYPE: ....[PPLT FYA]

PROTECTED LEFT TURN... PHASE 7

OPPOSING THROUGH..... PHASE 8

FLASHING ARROW OUTPUT....CH12 ISOLATE

DELAY START OF: FYA..0.0 CLEARANCE..0.0

ACTION PLAN SF BIT DISABLE..... 0

END PROGRAMMING



## FLASHER CIRCUIT MODIFICATION DETAIL

IN ORDER TO ENSURE THAT SIGNALS FLASH CONCURRENTLY ON THE SAME APPROACH, MAKE THE FOLLOWING FLASHER CIRCUIT CHANGES:

1. ON REAR OF PDA - REMOVE WIRE FROM TERM. T2-4 AND TERMINATE ON T2-2.
2. ON REAR OF PDA - REMOVE WIRE FROM TERM. T2-5 AND TERMINATE ON T2-3.
3. REMOVE FLASHER UNIT 2.

THE CHANGES LISTED ABOVE TIES ALL PHASES AND OVERLAPS TO FLASHER UNIT 1.

THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 10-1733T2  
DESIGNED: August 2017  
SEALED: 9/25/2017  
REVISED: N/A

| Electrical Detail - Temp Design 2 - Phase II - Sheet 2 of 2   |   | DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED |       |      |  |  |  |   |
|---|---|---|-------|------|--|--|--|---|
| <p style="font-size: small;">ELCTRICIAL AND PROGRAMMING DETAILS FOR:</p> <p style="font-size: x-small;">Prepared In the Offices of:</p>  | <p style="font-weight: bold; font-size: large;">SR 2894 (Concord Mills Blvd.)</p> <p style="font-weight: bold; font-size: large;">at</p> <p style="font-weight: bold; font-size: large;">Concord Mills Entrance/<br/>Bexley Way</p> <p style="font-size: x-small;">Division 10 Cabarrus County Concord</p> <p style="font-size: x-small;">PLAN DATE: September 2017 REVIEWED BY:</p> <p style="font-size: x-small;">PREPARED BY: S. Armstrong REVIEWED BY:</p> <table border="1" style="width: 100%; border-collapse: collapse; font-size: x-small;"> <thead> <tr> <th>REVISIONS</th> <th>INIT.</th> <th>DATE</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table> | REVISIONS   | INIT. | DATE |  |  |  |  <p style="font-size: x-small;">DocuSigned by:<br/><i>Zachary M. Little</i> 9/26/2017<br/>0021EFD94F5341F DATE</p> <p style="font-size: x-small;">SIG. INVENTORY NO. 10-1733T2</p> |
| REVISIONS   | INIT.   | DATE  |       |      |  |  |  |   |
|   |   |   |       |      |  |  |  |   |

26-SEP-2017 11:38  
C:\IT\ASST\T\S\Sig\el\work\hgr\cous\sig\Mon\Arms\strong\101733\_sml.ele.xxx.dgn  
sarmstrong