


**LOGICAL I/O PROCESSOR PROGRAMMING DETAIL  
TO PRODUCE SPECIAL FYA-PPLT SIGNAL SEQUENCE**

(program controller as shown below)

1. FROM MAIN MENU PRESS '2' (PHASE CONTROL), THEN '1' (PHASE CONTROL FUNCTIONS). SCROLL TO THE BOTTOM OF THE MENU AND ENABLE ACT LOGIC COMMANDS 1, 2, AND 3.
2. FROM MAIN MENU PRESS '6' (OUTPUTS), THEN '3' (LOGICAL I/O PROCESSOR).




**OUTPUT REFERENCE SCHEDULE**

OUTPUT 50 = Overlap A Red  
OUTPUT 51 = Overlap A Yellow  
OUTPUT 52 = Overlap A Green

**OVERLAP PROGRAMMING DETAIL**

(program controller as shown below)

FROM MAIN MENU PRESS '8' (OVERLAPS), THEN '1' (VEHICLE OVERLAP SETTINGS).



**FLASHER CIRCUIT MODIFICATION DETAIL**

IN ORDER TO INSURE THAT SIGNALS FLASH CONCURRENTLY ON THE SAME APPROACH, MAKE THE FOLLOWING FLASHER CIRCUIT CHANGES:

1. ON REAR OF PDA - REMOVE WIRE FROM TERM. T2-4 AND TERMINATE ON T2-2.
2. ON REAR OF PDA - REMOVE WIRE FROM TERM. T2-5 AND TERMINATE ON T2-3.
3. REMOVE FLASHER UNIT 2.

THE CHANGES LISTED ABOVE TIES ALL PHASES AND OVERLAPS TO FLASHER UNIT 1.

THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 07-2059  
DESIGNED: November 2016  
SEALED: 1/25/17  
REVISED:

Electrical Detail - Sheet 2 of 2

DOCUMENT NOT CONSIDERED FINAL UNLESS ALL SIGNATURES COMPLETED

ELECTRICAL AND PROGRAMMING DETAILS FOR:  Prepared In the Offices of: 	NC 119 at Deerfield Trace and Lowe's Boulevard		SEAL 
	Division 7 PLAN DATE: January 2017 PREPARED BY: C. Strickland	Alamance County REVIEWED BY: T. Joyce REVIEWED BY:	
REVISIONS			DocuSigned by: Gregory M. Little 1/26/2017 DATE:
SIG. INVENTORY NO. 07-2059			DATE:

26-Jan-2017 08:11  
 C:\PITS\SIG\15\Sig\10\lework\pda\sig\manstr\ck\lanc\02059\_sme.le\_xxx.dgn  
 cbsr\ckland