


**LOGICAL I/O PROCESSOR PROGRAMMING DETAIL
TO PRODUCE SPECIAL FYA-PPLT SIGNAL SEQUENCE**

(program controller as shown below)

- FROM MAIN MENU PRESS '2' (PHASE CONTROL), THEN '1' (PHASE CONTROL FUNCTIONS). SCROLL TO THE BOTTOM OF THE MENU AND ENABLE ACT LOGIC COMMANDS 1, 2 and 3.
- FROM MAIN MENU PRESS '6' (OUTPUTS), THEN '3' (LOGICAL I/O PROCESSOR).



OUTPUT REFERENCE SCHEDULE	
OUTPUT 42 =	Overlap C Red
OUTPUT 43 =	Overlap C Yellow
OUTPUT 44 =	Overlap C Green

OVERLAP PROGRAMMING DETAIL

(program controller as shown below)

FROM MAIN MENU PRESS '8' (OVERLAPS), THEN '1' (VEHICLE OVERLAP SETTINGS).

PRESS '+' TWICE

```

PAGE 1: VEHICLE OVERLAP 'C' SETTINGS
PHASE:      12345678910111213141516
VEH OVL PARENTS:  XX
VEH OVL NOT VEH:
VEH OVL NOT PED:
VEH OVL GRN EXT:
STARTUP COLOR:  _ RED  _ YELLOW  _ GREEN
FLASH COLORS:  _ RED  _ YELLOW  X GREEN
SELECT VEHICLE OVERLAP OPTIONS: (Y/N)
FLASH YELLOW IN CONTROLLER FLASH?...Y
GREEN EXTENSION (0-255 SEC)...0.0
YELLOW CLEAR (0=PARENT,3-25.5 SEC)...0.0
RED CLEAR (0=PARENT,0.1-25.5 SEC)...0.0
OUTPUT AS PHASE # (0=NONE, 1-16)...0
    
```

← NOTICE GREEN FLASH

OVERLAP PROGRAMMING COMPLETE

THIS ELECTRICAL DETAIL IS FOR
THE SIGNAL DESIGN: 07-1477
DESIGNED: May 2014
SEALED: 3-16-15
REVISED: N/A

ELECTRICAL DETAIL SHEET 2 OF 2

	ELECTRICAL AND PROGRAMMING DETAILS FOR:	SR 1009 (I-74/US 311 Connector)	SEAL JOHN T. ROWE, JR. PROFESSIONAL ENGINEER SEAL 008453
	Prepared In the Offices of:	at SR 1980 (Old Plank Road) and I-74/US 311 Ramps	
PLAN DATE: May 2014	REVIEWED BY: JTP	PREPARED BY: James Peterson	REVIEWED BY:
REVISIONS	INIT.	DATE	DocuSigned by: John T. Rowe, Jr. 3/23/2015
750 N. Greenfield Pkwy, Garner, NC 27529	SIG. INVENTORY NO. 07-1477	DATE	DATE

C:\JMS-2015_1057
 S:\ITS\501\TIS\Sigma\work\gpc\sig_MarPeterson\071477_sml.ele_xxx.dgn
 JPeterson