


**LOGICAL I/O PROCESSOR PROGRAMMING DETAIL  
TO PRODUCE SPECIAL FYA-PPLT SIGNAL SEQUENCE**

*(program controller as shown below)*

- FROM MAIN MENU PRESS '2' (PHASE CONTROL), THEN '1' (PHASE CONTROL FUNCTIONS). SCROLL TO THE BOTTOM OF THE MENU AND ENABLE ACT LOGIC COMMANDS 1, 2 AND 3. IF ENABLED, DISABLE ACT LOGIC COMMANDS 4, 5 AND 6.
- FROM MAIN MENU PRESS '6' (OUTPUTS), THEN '3' (LOGICAL I/O PROCESSOR).



OUTPUT REFERENCE SCHEDULE	
OUTPUT 50	= Overlap A Red
OUTPUT 51	= Overlap A Yellow
OUTPUT 52	= Overlap A Green

**OVERLAP PROGRAMMING DETAIL**

*(program controller as shown below)*

FROM MAIN MENU PRESS '8' (OVERLAPS), THEN '1' (VEHICLE OVERLAP SETTINGS).

```

PAGE 1: VEHICLE OVERLAP 'A' SETTINGS
PHASE:          12345678910111213141516
VEH OVL PARENTS: XX
VEH OVL NOT VEH:
VEH OVL NOT PED:
VEH OVL GRN EXT:
STARTUP COLOR:  - RED  - YELLOW  - GREEN
FLASH COLORS:   - RED  - YELLOW  X GREEN
SELECT VEHICLE OVERLAP OPTIONS: (Y/N)
FLASH YELLOW IN CONTROLLER FLASH?...Y
GREEN EXTENSION (0-255 SEC)...0.0
YELLOW CLEAR (0=PARENT,3-25.5 SEC)...0.0
RED CLEAR (0=PARENT,0.1-25.5 SEC)...0.0
OUTPUT AS PHASE # (0=NONE, 1-16)...0
    
```

← NOTICE GREEN FLASH

OVERLAP PROGRAMMING COMPLETE

THIS ELECTRICAL DETAIL IS FOR THE SIGNAL DESIGN: 09-0735T2  
DESIGNED: May 2015  
SEALED: 07/01/2015  
REVISED: N/A

09-JUL-2015 14:36  
C:\P\T\AS\TIS\Sig\Signal\work\hgr\oups\sig\Map\51r\ck\lanc\00735\_sml\_e\_xxr.dgn  
cestr\ckland

Electrical Detail - Temp 2 - Sheet 2 of 2

ELECTRICAL AND PROGRAMMING DETAILS FOR:  Prepared In the Offices of: 	<b>NC 8 (Winston Road)</b> at <b>I-85 Bus./US 29 SB-US 64-70 WB Ramp</b>		SEAL 
	Division 9 PLAN DATE: June 2015 PREPARED BY: C. Strickland	Davidson County REVIEWED BY: REVIEWED BY:	Lexington REVISIONS INIT. DATE