
(program controller as shown below)

- 1. FROM MAIN MENU PRESS '2' (PHASE CONTROL), THEN '1' (PHASE CONTROL FUNCTIONS). SCROLL TO THE BOTTOM OF THE MENU AND ENABLE ACT LOGIC COMMANDS 1, 2, AND 3.
- 2. FROM MAIN MENU PRESS '6' (OUTPUTS), THEN '3' (LOGICAL I/O PROCESSOR).



LOGIC I/O PROCESSOR PROGRAMMING COMPLETE

OUTPUT REFERENCE SCHEDULE

OUTPUT 30 = Overlap C Red
OUTPUT 31 = Overlap C Yellow
OUTPUT 32 = Overlap C Green
OUTPUT 34 = Phase 5 Green

Note: All outputs shown above have been remapped. See sheets 3 and 4 of this electrical detail.


PROJECT REFERENCE NO. SHEET NO. R-2915A Sig. 4.2

OVERLAP PROGRAMMING DETAIL

(program controller as shown below)

FROM MAIN MENU PRESS '8' (OVERLAPS). THEN
'1' (VEHICLE OVERLAP SETTINGS).

PRESS '+' TWICE



OVERLAP PROGRAMMING COMPLETE

THIS ELECTRICAL DETAIL IS FOR
THE SIGNAL DESIGN: 11-1174 T3
DESIGNED: May 2015
SEALED: 5/22/2015
REVISED: N/A

008453

John T. Rowe, Jr. 5/26/2015

SIG. INVENTORY NO. 11-1174 T

Electrical Detail - Temporary Signal 3 (TCP Phase III) - Sheet 3 of 3

